《電子信息專業(yè)英語(yǔ)》課件 Lesson 6 The Package Technology of IC_第1頁(yè)
《電子信息專業(yè)英語(yǔ)》課件 Lesson 6 The Package Technology of IC_第2頁(yè)
《電子信息專業(yè)英語(yǔ)》課件 Lesson 6 The Package Technology of IC_第3頁(yè)
《電子信息專業(yè)英語(yǔ)》課件 Lesson 6 The Package Technology of IC_第4頁(yè)
《電子信息專業(yè)英語(yǔ)》課件 Lesson 6 The Package Technology of IC_第5頁(yè)
已閱讀5頁(yè),還剩15頁(yè)未讀, 繼續(xù)免費(fèi)閱讀

下載本文檔

版權(quán)說(shuō)明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)

文檔簡(jiǎn)介

Lesson6ThePackageTechnologyofICKeywords

■Assembly[?’sembli]

裝配

■DieSeparation分片■Leadframe

引線框架■Eutecticattach[ju:

’tektik]

共晶焊粘貼■

Ultrasonicbonding超聲鍵合■Backgrind背面減薄■WireBonding引線鍵合■Epoxyattach[e’p’ksi]

環(huán)氧樹(shù)脂粘貼■Glassfritattach

玻璃焊料粘貼■Ceramicpacking[si’r?mik]陶瓷封裝■Plasticpacking塑料封裝■Thermocompressionbonding[’θ?:m?u’k?m’pre’?n]熱壓引線鍵合■Thermosonicballbonding熱超聲球鍵合■工作任務(wù):芯片是怎樣被封裝的?

■學(xué)習(xí)目標(biāo):掌握裝配與封裝的基礎(chǔ)知識(shí),包括集成電路封裝的功能、傳統(tǒng)的裝配與封裝的步驟、封裝的種類等,并掌握基本術(shù)語(yǔ)。

■重點(diǎn)難點(diǎn):集成電路的封裝設(shè)計(jì)

■推薦學(xué)時(shí):6學(xué)時(shí)工作任務(wù):

HowtheIntegratedCircuitsarepackaged?

IntroductionTraditionalAssembly

ICfinalassemblyconsistsoffoursteps:backgrind,dieseparation,dieattachandwirebonding.Backgrindreducesthewaferthicknesstotheappropriatedimension.Dieseparationcutseachdiefromthewafer,asshowninFig6-2.Dieattachisthephysicalattachmentofthedietotheleadframeorsubstrate.Wirebondingattachesfine-diameterwiresbetweendiebondingpadsandtheterminalsoftheleadframetoformelectricalconnections.Dieattachisdonebyepoxyattach,eutecticattachandglassfritattach.Thecommonepoxyattachmethodbondsthechiptotheleadframeusingepoxy,asshowninFig6-3Eutecticattach,commonforbipolarICs,usesathinfilmofgoldonthebacksideofthewaferthatisalloyedwiththemetalizedsurfaceoftheleadframe,asshowninFig6-5Glassfritattachusesamixtureofsilverandglassinanorganicmediumtoattachchipsinaceramicpackage.Thethreebasictypesofwirebondingare:thermocompressionbonding,ultrasonicbondingandthermosonicballbonding,asshowninFig6-6、Fig6-7、Fig6-8.Thermalenergyandpressureareusedinthermocompressionbonding.Ultrasonicbondingisbasedonultrasonicenergyandpressuretoformawedgebondbetweenthewireandpad.Thermosonicballbondingcombinesultrasonicenergy,heatandpressuretoformaballbond.TraditionalICpackagingmaterialsareplasticpackingandceramicpackaging.Plasticpackingusesanepoxypolymertoencapsulatethewirebondeddieandleadframe.Thistechnologyhasmanydifferenttypesofplasticpackages.Ceramicpackingisusedforstate-of-theartICpackagesthatrequireeithermaximumreliabilityorhigh-power.Thetwomaintypesofceramicpackagingareeitherarefractory(hightemperature)ceramic,asshowninFig6-10,orceramicDIP(CERDIP)technology.Bothhaveahermeticseal(sealedagainstmoisture).AllassembledandpackagedchipsundergoafinalelectricaltestforICreliability.AdvancedAssemblyandPackagingNewpackagingdesignsarebeingintroducedtoprovideformorereliable,fasterandhigher-densitycircuitsatlowercost.Advancedpackagingdesignsinclude:FlipchipBallgridarray(BGA)Chiponboard(COB)Tapeautomatedbonding(TAB)Multichipmodules(MCM)Chipscalepackaging(CSP)Wafer-levelpackagingFlipchippackagingmountstheactivesideofachiptowardthesubstrate,Itusesbumptechnology(typicallysolderbumps)toformtheinterconnectionbetweenthechipandsubstrate.Anepoxyunderfillisusedaroundthearea-arrayofbumpstoimprovereliability,asshowninFig6-11.Ballgridarray(BGA)usesaceramicorplasticsubstratewithanareaarrayofsolderballstoconnectthesubstratetothecircuitboard.,asshowninFig6-12.Tolowercosts,thistechnologyisreadilyintegratedintostandardsurfacemountassembly.Chiponboard(COB)mountsICchipsdirectlytothesubstrate,alongsideothersurfacemount(SMT)orpin-in-hole(PIH)components,asshowninFig6-13.Tapeautomatedbonding(TAB)usesaplastictapeasachipcarrier.Thetapehasathincopperfoilthatisetchedtoformtheleads.Thechipandleadsareremovedfromthecarrierpriortoassemblyontothecircuitboard,asshowninFig6-12.Multichipmodule(MCM)hasseveraldieassembledontoonesubstrate.Thispermitsahigherdensityofchips,asshowninFig6-15.Chipscalepackaging(CSP)hasanICpackagethatisaboutthesamesizeasthesiliconchip(<1.2timesthefootprintofthedie).Thisisafastgrowingmethodofadvancedpackaging,andprovidesforlowercost,lowerweightandlowerthickness.Wafer-levelpackagingplacesthe1stlevelinterconnectionsandpackageinput/outputterminalsonthewaferbeforeitisdiced.Itistypicallydonewitha

溫馨提示

  • 1. 本站所有資源如無(wú)特殊說(shuō)明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒(méi)有圖紙預(yù)覽就沒(méi)有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫(kù)網(wǎng)僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。

評(píng)論

0/150

提交評(píng)論