Xilinx Virtex-6 HXT FPGA ML630光傳輸網(wǎng)絡(luò)評估方案_第1頁
全文預(yù)覽已結(jié)束

下載本文檔

版權(quán)說明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請進(jìn)行舉報或認(rèn)領(lǐng)

文檔簡介

1、xilinx virtex6 hxt fpga ml630光傳輸網(wǎng)絡(luò)評估方案公司的virtex-6 包括virtex-6 lxt fpga,virtex-6 sxt fpga和virtex6 hxt fpga三個亞系列,采納40nm expressfabric和600mhz clocking技術(shù),具有存儲器挑選如能和ddr3,qdrii+和rdlram存儲器接口,600mhz 48e1 slice,高速互連性,以太網(wǎng)媒體接入控制器具有10/100/1000 mbps,同時具有系統(tǒng)監(jiān)視器和,增加性配置和比特流庇護(hù),廣泛用在有線通信,無線通信和廣播設(shè)備。本文介紹了virtex6 fpga主要特性,

2、以及有線,無線和廣播設(shè)備目標(biāo)設(shè)計平臺框圖,ml630光傳輸網(wǎng)絡(luò)(otn)評估板主要特性和具體。virtex-6 hxt fpga optical transmission network evaluation boardthe virtex -6 family provides the newest, most advanced features in the fpga market. virtex-6 fpgas are the programmable silicon foundation for targeted design platforms that deliver integra

3、ted software and hardware components to enable designers to focus on innovation as soon as their development cycle begins. using the third-generation asmbl (advanced silicon modular block) columnbased architecture, the virtex-6 family contains multiple distinct sub-families. this overview covers the

4、 devices in the lxt, sxt, and hxt sub-families. each sub-family contains a different ratio of features to most efficiently address the needs of a wide variety of advanced logic designs. in addition to the high-performance logic fabric, virtex-6 fpgas contain many built-in system-level blocks. these

5、features allow logic designers to build the highest levels of performance and functionality into their fpga-based systems. built on a 40 nm state-of-the art copper process technology, virtex-6 fpgas are a programmable alternative to custom asic technology. virtex-6 fpgas offer the best solution for

6、addressing the needs of high-performance logic designers, high-performance dsp designers, and high-performance embedded systems designers with unprecedented logic, dsp, connectivity, and soft microprocessor capabilities.virtex-6 fpga主要特性:three sub-families:virtex-6 lxt fpgas: high-performance logic

7、with advanced serial connectivityvirtex-6 sxt fpgas: highest signal processing capability with advanced serial connectivityvirtex-6 hxt fpgas: highest bandwidth serial connectivitycompatibility across sub-familieslxt and sxt devices are footprint compatible in the same packageadvanced, high-performa

8、nce fpga logicreal 6-input look-up table (lut) technologydual lut5 (5-input lut) optionlut/dual flip-flop pair for applications requiring rich register miximproved routing efficiency64-bit (or two 32-bit) distributed lut ram option per 6-input lutsrl32/dual srl16 with registered outputs optionpowerf

9、ul mixed-mode clock managers (mmcm)mmcm blocks provide zero-delay buffering, frequency synthesis, clock-phase shifting, inputjitter filtering, and phase-matched clock division36-kb block ram/fifosdual-port ram blocksprogrammable- dual-port widths up to 36 bits- simple dual-port widths up to 72 bitse

10、nhanced programmable fifo logicbuilt-in optional error-correction circuitryoptionally use each block as two independent 18 kb blockshigh-performance parallel selectio technology1.2 to 2.5v i/o operationsource-synchronous interfacing using chipsync technologydigitally controlled impedance (dci) activ

11、e terminationflexible fine-grained i/o bankinghigh-speed memory interface support with integrated write-leveling capabilityadvanced dsp48e1 slices25 x 18, twos complement multiplier/accumulatoroptional pipeliningnew optional pre-adder to assist filtering applicationsoptional bitwise logic functional

12、itydedicated cascade connectionsflexible configuration optionsspi and parallel flash interfacemulti-bitstream support with dedicated fallback reconfiguration logicautomatic bus width detectionsystem monitor capability on all deviceson-chip/off-chip thermal and supply voltage monitoringjtag access to

13、 all monitored quantitiesintegrated interface blocks for pci express designscompliant to the pci express base specification 2.0gen1 (2.5 gb/s) and gen2 (5 gb/s) support with gtx transceiversendpoint and root port capablex1, x2, x4, or x8 lane support per blockgtx transceivers: up to 6.6 gb/sdata rat

14、es below 480 mb/s supported by oversampling in fpga logic.gth transceivers: 2.488 gb/s to beyond 11 gb/sintegrated 10/100/1000 mb/s ethernet mac blocksupports 1000base-x pcs/pma and sgmii using gtx transceiverssupports mii, gmii, and rgmii using selectio technology resources2500mb/s support available40 nm copper process technology1.0v

溫馨提示

  • 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁內(nèi)容里面會有圖紙預(yù)覽,若沒有圖紙預(yù)覽就沒有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫網(wǎng)僅提供信息存儲空間,僅對用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時也不承擔(dān)用戶因使用這些下載資源對自己和他人造成任何形式的傷害或損失。

最新文檔

評論

0/150

提交評論