




版權(quán)說明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請進行舉報或認領(lǐng)
文檔簡介
Lesson9SurveyofResearchandPracticesofNetwork-on-Chip
(第九課片上網(wǎng)絡(luò)的研究與實踐綜述)
Vocabulary(詞匯)ImportantSentences(重點句)QuestionsandAnswers(問答)Problems(問題)
ThescalingofmicrochiptechnologieshasenabledlargescaleSystems-on-Chip(SoC).Network-on-Chip(NoC)researchaddressesglobalcommunicationinSoC,involving(i)amovefromcomputation-centrictocommunication-centricdesignand(ii)theimplementationofscalablecommunicationstructures.Thissurvey,wedefinethefollowingabstractions:system,networkadapter,network,andlinktoexplainandstructurethefundamentalconcepts.First,researchrelatingtotheactualnetworkdesignisreviewed.Thensystemleveldesignandmodelingarediscussed.Wealsoevaluateperformanceanalysistechniques.TheresearchshowsthatNoCconstitutesaunificationofcurrenttrendsofintrachipcommunicationratherthananexplicitnewalternative.1Introduction
Chipdesignhasfourdistinctaspects:computation,memory,communication,andI/O.Asprocessingpowerhasincreasedanddataintensiveapplicationshaveemerged,thechallengeofthecommunicationaspectinsingle-chipsystems,Systems-on-Chip(SoC),hasattractedincreasingattention.ThissurveytreatsaprominentconceptforcommunicationinSoCknownasNetwork-on-Chip(NoC).
Aswillbecomeclearinthefollowing,NoCdoesnotconstituteanexplicitnewalternativeforintrachipcommunicationbutisratheraconceptwhichpresentsaunificationofon-chipcommunicationsolutions.Inthissection,wewillfirstbrieflyreviewthehistoryofmicrochiptechnologythathasledtoacallforNoC-baseddesigns.Withourmindsonintrachipcommunication,wewillthenlookatanumberofkeyissuesoflarge-scalechipdesignandfinallyshowhowtheNoCconceptprovidesaviablesolutionspacetotheproblemspresentlyfacedbychipdesigners.
1.1IntraSoCCommunication
Thescalingofmicrochiptechnologieshasleadtoadoublingofavailableprocessingresourcesonasinglechipeverysecondyear.Eventhoughthisisprojectedtoslowdowntoadoublingeverythreeyearsinthenextfewyearsforfixedchipsizes,theexponentialtrendisstillinforce.Thoughtheevolutioniscontinuous,thesystemlevelfocus,orsystemscope,movesinsteps.Whenatechnologymaturesforagivenimplementationstyle,itleadstoaparadigmshift.Examplesofsuchshiftsaremovingfromroom-torack-levelsystems(LSI-1970s)andlaterfromrack-toboard-levelsystems(VLSI-1980s).Recenttechnologicaladvancesallowingmultimilliontransistorchips(currentlywellbeyond100M)haveledtoasimilarparadigmshiftfromboardtochip-levelsystems(ULSI-1990s).ThescopeofasinglechiphaschangedaccordinglyasillustratedinFig.1.InLSIsystems,achipwasacomponentofasystemmodule(e.g.,abitsliceinabitsliceprocessor),inVLSIsystems,achipwasasystem-levelmodule(e.g.,aprocessororamemory),andinULSIsystems,achipconstitutesanentiresystem(hencethetermSystem-on-Chip).SoCopensupthefeasibilityofawiderangeofapplicationsmakinguseofmassiveparallelprocessingandtightlyinterdependentprocesses,someadheringtoreal-timerequirements,bringingintofocusnewcomplexaspectsoftheunderlyingcommunicationstructure.ManyoftheseaspectsareaddressedbyNoC.Fig.1Whenatechnologymatures,itleadstoaparadigmshiftinsystemscope.ShownhereisthechipscopeinLSI,VLSI,andULSI,thesequenceoftechnologiesleadingtotheenablingofSoCdesigns.
TherearemultiplewaystoapproachanunderstandingofNoC.Readerswellversedinmacronetworktheorymayapproachtheconceptbyadaptingproventechniquesfrommulticomputernetworks.Muchworkdoneinthisareaduringthe80sand90scanreadilybebuiltupon.Layeredcommunicationabstractionmodelsanddecouplingofcomputationandcommunicationarerelevantissues.Thereare,however,anumberofbasicdifferencesbetweenon-andoff-chipcommunication.Thesegenerallyreflectthedifferenceinthecostratiobetweenwiringandprocessingresources.
Historically,computationhasbeenexpensiveandcommunicationcheap.Withscalingmicrochiptechnologies,thischanged.Computationisbecomingevercheaper,whilecommunicationencountersfundamentalphysicallimitationssuchastime-of-flightofelectricalsignals,poweruseindrivinglongwires/cables,etc.Incomparisonwithoffchip,on-chipcommunicationissignificantlycheaper.Thereisroomforlotsofwiresonachip.Thustheshifttosingle-chipsystemshaverelaxedsystemcommunicationproblems.Howeveron-chipwiresdonotscaleinthesamemannerastransistorsdo,and,asweshallseeinthefollowing,thecostgapbetweencomputationandcommunicationiswidening.Meanwhilethedifferencesbetweenon-andoff-chipwiresmakethedirectscalingdownoftraditionalmulticomputernetworkssuboptimalforon-chipuse.
Inthissurvey,weattempttoincorporatethewholerangeofdesignabstractionswhilerelatingtothecurrenttrendsofintrachipcommunication.WiththeGigaTransistorChiperacloseathand,thesolutionspaceofintrachipcommunicationisfarfromtrivial.Wehavesummarizedanumberofrelevantkeyissues.Thoughnotnew,wefinditworthwhiletogothroughthemastheNoCconceptpresentsapossibleunificationofsolutionsforthese.InSection3and4,wewilllookintothedetailsofresearchbeingdoneinrelationtotheseissues,andtheirrelevanceforNoC.
Electricalwires.Eventhoughon-chipwiresarecheapincomparisonwithoff-chipwires,on-chipcommunicationisbecomingstillmorecostlyintermsofbothpowerandspeed.Asfabricationtechnologiesscaledown,wireresistanceper-mmisincreasingwhilewirecapacitancedoesnotchangemuch;themajorpartofthewirecapacitanceisduetoedgecapacitance.ForCMOS,theapproximatepointatwhichwiredelaysbegintodominategatedelayswasthe0.25μmgenerationforaluminum,and0.18μmforcopperinterconnectsasfirstprojectedinSIA.Shrinkingmetalpitches,inordertomaintainsufficientroutingdensities,isappropriateatthelocallevelwherewirelengthsalsodecreasewithscaling.Butglobalwirelengthsdonotdecrease,and,aslocalprocessingcycletimesdecrease,thetimespentonglobalcommunicationrelativetothetimespentonlocalprocessingincreasesdrastically.ThusinfutureDeepSubMicron(DSM)designs,theinterconnecteffectwilldefinitelydominateperformance.Fig.2,takenfromtheInternationalTechnologyRoadmapforSemiconductors,showstheprojectedrelativedelayforlocalwires,globalwires,andlogicgatesinthenearfuture.Anotherissueofpressingimportanceconcernssignalintegrity.InDSMtechnologies,thewiremodelsareunreliableduetoissueslikefabricationuncertainties,crosstalk,noisesensitivityetc.Theseissuesareespeciallyapplicabletolongwires.Duetotheseeffectsofscaling,ithasbecomenecessarytodifferentiatebetweenlocalandglobalcommunication,and,astransistorsshrink,thegapisincreasing.Theneedforglobalcommunicationschemessupportingsingle-chipsystemshasemerged.Fig.2Projectedrelativedelayforlocalandglobalwiresandforlogicgatesintechnologiesofthenearfuture.[ITRS2001].
Systemsynchronization.
Aschiptechnologiesscaleandchipspeedsincrease,itisbecominghardertoachieveglobalsynchronization.Thedrawbacksofthepredominantdesignstyleofdigitalintegratedcircuits,thatis,strictglobalsynchrony,aregrowingrelativetotheadvantages.[1]Theclocktreeneededtoimplementagloballysynchronizedclockisdemandingincreasingportionsofthepowerandareabudget,and,evenso,theclockskewisclaiminganeverlargerrelativepartofthetotalcycletimeavailable.Thishastriggeredworkonskew-tolerantcircuitdesign,whichdealswithclockskewbyrelaxingtheneedfortimingmargins,andontheuseofopticalwaveguidesforonchipclockdistribution,forthemainpurposeofminimizingpowerusage.Still,powerhungryskewadjustmenttechniquessuchasPhaseLockedLoops(PLL)andDelaylockedloops(DLL),traditionallyusedforchip-to-chipsynchronization,arefindingtheirwayintosingle-chipsystems.Asareactiontotheinherentlimitationsofglobalsynchrony,alternativeconceptssuchasGALS(GloballyAsynchronousLocallySynchronoussystems)arebeingintroduced.AGALSchipismadeupoflocallysynchronousislandswhichcommunicateasynchronously.Therearetwomainadvantageousaspectsofthismethod.Oneisthereducingofthesynchronizationproblemtoanumberofsmallersubproblems.TheotherrelatestotheintegrationofdifferentIP(IntellectualProperty)cores,easingthebuildingoflargersystemsfromindividualblockswithdifferenttimingcharacteristics.
Designproductivity.Theexplodingamountofprocessingresourcesavailableinchipdesigntogetherwitharequirementforshorteneddesigncycleshavepushedtheproductivityburdenontochipdesigners.Between1997and2002,themarketdemandreducedthetypicaldesigncycleby50%.Asaresultofincreasedchipsizes,shrinkinggeometries,andtheavailabilityofmoremetallayers,thedesigncomplexityincreased50timesinthesameperiod.Tokeepupwiththeserequirements,IPreuseispertinent.Anewparadigmfordesignmethodologyisneededwhichallowsthedesignefforttoscalelinearlywithsystemcomplexity.
AbstractionattheRegisterTransferLevel(RTL)wasintroducedwiththeASICdesignflowduringthe1990s,allowingsynthesizedstandardcelldesign.Thismadeitpossibletodesignlargechipswithinshortdesigncycles,andsynthesizedRTLdesignis,atpresent,thedefactostandardformakinglargechipsquickly.Buttheavailabilityofon-chipresourcesisoutgrowingtheproductivitypotentialofeventheASICdesignstyle.Inordertoutilizetheexponentialgrowthinnumberoftransistorsoneachchip,evenhigherlevelsofabstractionmustbeapplied.Thiscanbedonebyintroducinghigherlevelcommunicationabstractions,makingalayereddesignmethodologythatenablesapartitioningofthedesigneffortintominimallyinterdependentsubtasks.SupportforthisatthehardwarelevelincludesstandardcommunicationsocketswhichallowIPcoresfromdifferentvendorstobepluggedeffortlesslytogether.ThisisparticularlypertinentincomplexMultiProcessorSystem-on-Chip(MPSoC)designs.Also,thedevelopmentofdesigntechniquestofurtherincreasetheproductivityofdesigners,isimportant.ElectronicSystemLevel(ESL)designtoolsarenecessaryforsupportingadesignflowwhichmakeefficientuseofsuchcommunicationabstractionanddesignautomationtechniquesandwhichmakeforseamlessiterationsacrossallabstractionlevels.Pertainingtothis,thecomplex,dynamicinterdependencyofdatastreams—arisingwhenusingasharedmediafordatatraffic—threatenstofoiltheeffortsofobtainingminimalinterdependencebetweenIPcores.WithoutspecialQuality-Of-Service(QoS)support,theperformanceofdatacommunicationmaybecomeunwarrantlyarbitrary.
Toensuretheeffectiveexploitationoftechnologyscaling,intelligentuseoftheavailablechipdesignresourcesisnecessaryatthephysicalaswellasatthelogicaldesignlevel.ThemeanstoachievethisarethroughthedevelopmentofeffectiveandstructureddesignmethodsandESLtools.
Asshown,themajordrivingfactorsforthedevelopmentofglobalcommunicationschemesaretheeverincreasingdensityofon-chipresourcesandthedrivetoutilizetheseresourceswithaminimumofeffortaswellastheneedtocounteractthephysicaleffectsofDSMtechnologies.Thetrendistowardsasubdivisionofprocessingresourcesintomanageablepieces.Thishelpsreducedesigncycletimesincetheentirechipdesignprocesscanbedividedintominimallyinterdependentsubproblems.Thisalsoallowstheuseofmodularverificationmethodologies,thatis,verificationatalowabstractionlevelofcores(andcommunicationnetwork)individuallyandatahighabstractionlevelofthesystemasawhole.Workingatahighabstractionlevelallowsagreatdegreeoffreedomfromlowerlevelissues.Italsotendstowardsadifferentiationoflocalandglobalcommunication.Asintercorecommunicationisbecomingtheperformancebottleneckinmanymulticoreapplications,theshiftindesignfocusisfromatraditionalprocessing-centrictoacommunication-centricone.Onetop-levelaspectofthisinvolvesthepossibilitytosaveonglobalcommunicationresourcesattheapplicationlevelbyintroducingcommunicationawareoptimizationalgorithmsincompilers.System-leveleffectsoftechnologyscalingarefurtherdiscussedinCatthooretal[2004].
Astandardizedglobalcommunicationscheme,togetherwithstandardcommunicationsocketsforIPcores,wouldmakeLegobrick-likeplug-and-playdesignstylespossible,allowinggooduseoftheavailableresourcesandfastproductdesigncycles.[2]
1.2NoCinSoC
Fig.3showssomeexamplesofbasiccommunicationstructuresinasampleSoC,forexample,amobilephone.SincetheintroductionoftheSoCconceptinthe90s,thesolutionsforSoCcommunicationstructureshavegenerallybeencharacterizedbycustomdesignedadhocmixesofbusesandpoint-to-pointlinksbusbuildsonwellunderstoodconceptsandiseasytomodel.Inahighlyinterconnectedmulticoresystem,however,itcanquicklybecomeacommunicationbottleneck.Asmoreunitsareaddedtoit,thepowerusagepercommunicationeventgrowsaswellduetomoreattachedunitsleadingtohighercapacitiveload.Formultimasterbusses,theproblemofarbitrationisalsonottrivial.Table1summarizestheprosandconsofbusesandnetworks.Acrossbarovercomessomeofthelimitationsofthebuses.However,itisnotultimatelyscalableand,assuch,itisanintermediatesolution.Dedicatedpoint-to-pointlinksareoptimalintermsofbandwidthavailability,latency,andpowerusageastheyaredesignedespeciallyforthisgivenpurpose.Also,theyaresimpletodesignandverifyandeasytomodel.Butthenumberoflinksneededincreasesexponentiallyasthenumberofcoresincreases.Thusanareaandpossiblyaroutingproblemdevelops.Fig.3ExamplesofcommunicationstructuresinSystems-on-Chip.(a)traditionalbus-basedcommunication;(b)dedicatedpoint-to-pointlinks;(c)achipareanetworkTable1Bus-versus-NetworkArguments(AdaptedfromGuerrierandGreiner[2000])
Fromthepointofviewofdesign-effort,onemayarguethat,insmallsystemsoflessthan20cores,anadhoccommunicationstructureisviable.But,asthesystemsgrowandthedesigncycletimerequirementsdecrease,theneedformoregeneralizedsolutionsbecomespressing.Formaximumflexibilityandscalability,itisgenerallyacceptedthatamovetowardsashared,segmentedglobalcommunicationstructureisneeded.Thisnotiontranslatesintoadata-routingnetworkconsistingofcommunicationlinksandroutingnodesthatareimplementedonthechip.IncontrasttotraditionalSoCcommunicationmethodsoutlinedpreviously,suchadistributedcommunicationmediascaleswellwithchipsizeandcomplexity.Additionaladvantagesincludeincreasedaggregatedperformancebyexploitingparalleloperation.
Fromatechnologicalperspective,asimilarsolutionisreached:inDSMchips,longwiresmustbesegmentedinordertoavoidsignaldegradation,andbussesareimplementedasmultiplexedstructuresinordertoreducepowerandincreaseresponsiveness.Hierarchicalbusstructuresarealsocommonasameanstoadheretothegivencommunicationrequirements.Thenextnaturalstepistoincreasethroughputbypipeliningthesestructures.Wiresbecomepipelinesandbus-bridgesbecomeroutingnodes.Expandingonastructureusingtheseelements,onegetsasimplenetwork.
AcommonconceptforsegmentedSoCcommunicationstructuresisbasedonnetworks.ThisiswhatisknownasNetwork-on-Chip(NoC).Aspresentedpreviously,thedistinctionbetweendifferentcommunicationsolutionsisfading.NoCisseentobeaunifyingconceptratherthananexplicitnewalternative.Intheresearchcommunity,therearetwowidelyheldperceptionsofNoC:(i)thatNoCisasubsetofSoC,and(ii)thatNoCisanextensionofSoC.Inthefirstview,NoCisdefinedstrictlyasthedata-forwardingcommunicationfabric,thatis,thenetworkandmethodsusedinaccessingthenetwork.Inthesecondview,NoCisdefinedmorebroadlytoalsoencompassissuesdealingwiththeapplication,systemarchitecture,anditsimpactoncommunicationorviceversa.
1.3Outline
ThepurposeofthissurveyistoclarifytheNoCconceptandtomapthescientificeffortsmadeintotheareaofNoCresearch.Wewillidentifygeneraltrendsandexplainarangeofissueswhichareimportantforstate-of-the-artglobalchip-levelcommunication.Indoingso,weprimarilytakethefirstviewofNoC,thatis,thatitisasubsetofSoC,tofocusandstructurethediversediscussion.Fromourperspective,theviewofNoCasanextensionofSoCmuddlesthediscussionwithtopicscommontoanylarge-scaleICdesigneffortsuchaspartitioningandmappingapplication,hardware/
softwarecodesign,compilerchoice,etc.
Therestofthesurveyisorganizedasfollows.InSection2,wewilldiscussthebasicsofNoC.WewillgiveasimpleNoCexample,addresssomerelevantsystem-levelarchitecturalissues,andrelatethebasicbuildingblocksofNoCtoabstractnetworklayersandresearchareas.InSection3,wewillgointomoredetailsofexistingNoCresearch.ThissectionispartitionedaccordingtotheresearchareasdefinedinSection2.InSection4,wediscusshighabstraction-levelissuessuchasdesignspaceexplorationandmodeling.TheseareissuesoftenapplicabletoNoConlyintheviewofitasanextensionofSoC,butwetreatspecificallyissuesofrelevancetoNoC-baseddesignsandnottolargescaleICdesignsingeneral.InSection5,performanceanalysisisaddressed.Section6presentsasetofcasestudiesdescribinganumberofspecificNoCimplementations,andSection7summarizesthesurvey.2NoCBasics
Inthissection,thebasicsofNoCareuncovered.Firstacomponent-basedviewwillbepresented,introducingthebasicbuildingblocksofatypicalNoC.Thenwewilllookatsystem-levelarchitecturalissuesrelevanttoNoC-basedSoCdesigns.Afterthis,alayeredabstraction-basedviewwillbepresented,lookingatnetworkabstractionmodels,inparticular,OSIandtheadaptionofsuchforNoC.Usingthefoundationsestablishedinthissection,wewillgointofurtherdetailsofspecificNoCresearchinSection3.
2.1ASimpleNoCExample
Fig.4showsasampleNoCstructuredasa4-by-4gridwhichprovidesglobalchiplevelcommunication.Insteadofbussesanddedicatedpoint-to-pointlinks,amoregeneralschemeisadapted,employingagridofroutingnodesspreadoutacrossthechip,connectedbycommunicationlinks.Fornow,wewilladaptasimplifiedperspectiveinwhichtheNoCcontainsthefollowingfundamentalcomponents.
—Networkadaptersimplementtheinterfacebywhichcores(IPblocks)connecttotheNoC.Theirfunctionistodecouplecomputation(thecores)fromcommunication(thenetwork).
—Routingnodesroutethedataaccordingtochosenprotocols.Theyimplementtheroutingstrategy.
—Linksconnectthenodes,providingtherawbandwidth.Theymayconsistofoneormorelogicalorphysicalchannels.
Fig.4coversonlythetopologicalaspectsoftheNoC.TheNoCinthefigurecouldthusemploypacketorcircuitswitchingorsomethingentirelydifferentandbeimplementedusingasynchronous,synchronous,orotherlogic.InSection3,wewillgointodetailsofspecificissueswithanimpactonthenetworkperformance.Fig.4Topologicalillustration
ofa4-by-4gridstructuredNoC,indicatingthefundamentalcomponents.
2.2ArchitecturalIssues
Thediversityofcommunicationinthenetworkisaffectedbyarchitecturalissuessuchassystemcompositionandclustering.ThesearegeneralpropertiesofSoCbut,sincetheyhavedirectinfluenceonthedesignofthesystem-levelcommunicationinfrastructure,wefinditworthwhiletogothroughthemhere.
Fig.5illustrateshowsystemcompositioncanbecategorizedalongtheaxesofhomogenity
andgranularity
ofsystemcores.ThefigurealsoclarifiesabasicdifferencebetweenNoCandnetworksformoretraditionalparallelcomputers;thelatterhavegenerallybeenhomogeneousandcoarsegrained,whereasNoC-basedsystemsimplementamuchhigherdegreeofvarietyincompositionandintrafficdiversity.Fig.5Systemcompositioncategorizedalongtheaxesofhomogenityandgranularityofsystemcomponents.
Clustering
dealswiththelocalizationofportionsofthesystem.Suchlocalizationmaybelogicalorphysical.Logicalclusteringcanbeavaluableprogrammingtool.Itcanbesupportedbytheimplementationofhardwareprimitivesinthenetwork,forexample,flexibleaddressingschemesorvirtualconnections.Physicalclustering,basedonpreexistingknowledgeoftrafficpatternsinthesystem,canbeusedtominimizeglobalcommunication,therebyminimizingthetotalcostofcommunicating,powerandperformancewise.
Generallyspeaking,reconfigurability
dealswiththeabilitytoallocateavailableresourcesforspecificpurposes.InrelationtoNoC-basedsystems,reconfigurabilityconcernshowtheNoC,aflexiblecommunicationstructure,canbeusedtomakethesystemreconfigurablefromanapplicationpointofview.Aconfigurationcanbeestablishedforexample,byprogrammingconnectionsintotheNoC.ThisresemblesthereconfigurabilityofanFPGA,thoughNoC-basedreconfigurabilityismostoftenofcoarsergranularity.InNoC,thereconfigurableresourcesaretheroutingnodesandlinksratherthanwires.
Muchresearchworkhasbeendoneonarchitecturally-orientedprojectsinrelationtoNoC-basedsystems.Themainissueinarchitecturaldecisionsisthebalancingofflexibility,performance,andhardwarecostsofthesystemasawhole.Astheunderlyingtechnologyadvances,thetrade-offspectrumiscontinuallyshifted,andtheviabilityoftheNoCconcepthasopeneduptoacommunication-centricsolutionspacewhichiswhatcurrentsystem-levelresearchexplores.
AtonecornerofthearchitecturalspaceoutlinedinFig.5,isthePleiadesarchitecture[Zhangetal.2000]anditsinstantiation,theMaiaprocessor.Amicroprocessoriscombinedwitharelativelyfine-grainedheterogeneouscollectionofALUs,memories,FPGAs,etc.Aninterconnectionnetworkallowsarbitrarycommunicationbetweenmodulesofthesystem.Thenetworkishierarchicalandemploysclusteringinordertoprovidetherequiredcommunicationflexibilitywhilemaintaininggoodenergy-efficiency.
Attheoppositecornerareanumberofworks,implementinghomogeneouscoarsegrainedmultiprocessors.InSmartMemories,ahierarchicalnetworkisusedwithphysicalclusteringoffourprocessors.Theflexibilityofthelocalclusternetworkisusedasameansforreconfigurability,andtheeffectivenessoftheplatformisdemonstratedbymimickingtwomachinesonfarendsofthearchitecturalspectrum,theImaginestreamingprocessorandHydramultiprocessor,withmodestperformancedegradation.TheglobalNoCisnotdescribed,however.IntheRAWarchitecture,ontheotherhand,theNoCwhichinterconnectstheprocessortilesisdescribedindetail.Itconsistsofastaticnetwork,inwhichthecommunicationispreprogrammedcycle-by-cycle,andadynamicnetwork.Thereasonforimplementingtwophysicallyseparatenetworksistoaccommodatedifferenttypesoftrafficingeneralpurposesystems.TheEclipseisanothersimilarlydistributedmultiprocessorarchitecture.
2.3NetworkAbstraction
ThetermNoCisusedinresearchtodayinaverybroadsenserangingfromgatelevelphysicalimplementation,acrosssystemlayoutaspectsandapplications,todesignmethodologiesandtools.Amajorreasonforthewidespreadadaptationofnetworkterminologyliesinthereadilyavailableandwidelyacceptedabstractionmodelsfornetworkedcommunication.TheOSImodeloflayerednetworkcommunicationcaneasilybeadaptedforNoCusageasdoneinBeniniandMicheli[2001]andArteris[2005].Inthefollowing,wewilllookatnetworkabstraction,andmakesomedefinitionstobeusedlaterinthesurvey.
TobetterunderstandtheapproachesofdifferentgroupsinvolvedinNoC,wehavepartitionedthespectrumofNoCresearchintofourareas:1)system,2)networkadapter,3)networkand4)linkresearch.Fig.6showstheflowofdatathroughthenetwork,indicatingtherelationbetweentheseresearchareas,thefundamentalcomponentsofNoC,andtheOSIlayers.Alsoindicatedisthebasicdatagramterminology.Fig.6TheflowofdatafromsourcetosinkthroughtheNoCcomponentswithanindicationofthetypesofdatagramsandresearcharea.
Thesystemencompassesapplications(processes)andarchitecture(coresandnetwork).Atthislevel,mostofthenetworkimplementationdetailsmaystillbehidden.MuchresearchdoneatthislevelisapplicabletolargescaleSoCdesigningeneral.TheNetworkAdapter(NA)decouplesthecoresfromthenetwork.Ithandlestheendto-endflowcontrol,encapsulatingthemessagesortransactionsgeneratedbythecoresfortheroutingstrategyoftheNetwork.Thesearebrokenintopacketswhichcontaininformationabouttheirdestination,orconnection-orientedstreamshichdonot,buthavehadapathsetuppriortotransmission.TheNAisthefirstlevelwhichisnetworkaware.Thenetworkconsistsoftheroutingnodes,links,etc,definingthetopologyandimplementingtheprotocolandthenode-to-nodeflowcontrol.Thelowestlevelisthelinklevel.Atthislevel,thebasicdatagramareflits(flowcontrolunits),nodelevelatomicunitsfromwhichpacketsandstreamsaremadeup.Someresearchersoperatewithyetanothersubdivision,namelyphits(physicalunits),whicharetheminimumsizedatagramthatcanbetransmittedinonelinktransaction.Mostcommonlyflitsandphitsareequivalent,thoughinanetworkemployinghighlyserializedlinks,eachflitcouldbemadeupofasequenceofphits.Link-levelresearchdealsmostlywithencodingandsynchronizationissues.Thepresenteddatagramterminology(Fig.7)seemstoegene
溫馨提示
- 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請下載最新的WinRAR軟件解壓。
- 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
- 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁內(nèi)容里面會有圖紙預(yù)覽,若沒有圖紙預(yù)覽就沒有圖紙。
- 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
- 5. 人人文庫網(wǎng)僅提供信息存儲空間,僅對用戶上傳內(nèi)容的表現(xiàn)方式做保護處理,對用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對任何下載內(nèi)容負責(zé)。
- 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請與我們聯(lián)系,我們立即糾正。
- 7. 本站不保證下載資源的準確性、安全性和完整性, 同時也不承擔(dān)用戶因使用這些下載資源對自己和他人造成任何形式的傷害或損失。
最新文檔
- 窗簾行業(yè)品牌形象塑造與傳播考核試卷
- 糧油企業(yè)生產(chǎn)流程標準化與質(zhì)量控制考核試卷
- 木地板品牌國際化戰(zhàn)略與市場拓展考核試卷
- 彈射玩具產(chǎn)品創(chuàng)新設(shè)計思路與方法考核試卷
- 砼結(jié)構(gòu)構(gòu)件的預(yù)制件疲勞試驗考核試卷
- 紡織品的耐磨性與強度分析考核試卷
- 半導(dǎo)體照明器件的環(huán)境適應(yīng)性測試標準考核試卷
- 線上線下融合的衛(wèi)浴零售模式探索考核試卷
- 天津城建大學(xué)《形勢與政策(5)》2023-2024學(xué)年第二學(xué)期期末試卷
- 三門峽職業(yè)技術(shù)學(xué)院《基本樂理專業(yè)理論教學(xué)》2023-2024學(xué)年第二學(xué)期期末試卷
- 2024國家能源集團新疆哈密能源化工有限公司社會招聘110人筆試參考題庫附帶答案詳解
- 糖尿病飲食與護理
- 2025年天津市河?xùn)|區(qū)中考一模歷史試題(原卷版+解析版)
- 停送電培訓(xùn)課件
- 醫(yī)院培訓(xùn)課件:《核心制度-護理值班和交接班制度》
- 解題秘籍05 圓的綜合問題(9種題型匯-總+專題訓(xùn)練)(解析版)-2025年中考數(shù)學(xué)重難點突破
- 《基于STM32的智能水質(zhì)檢測系統(tǒng)的設(shè)計》9400字(論文)
- 無線網(wǎng)絡(luò)施工方案
- 公路養(yǎng)護員工安全教育培訓(xùn)
- 重慶大渡口區(qū)公安分局輔警招聘考試真題2024
- 阮樂器美術(shù)課件
評論
0/150
提交評論