0 91 0led 模塊0 91-14-spec qg-2832tlbfg02 ver a

1、Product SpecificationPart Name:OEL Display ModuleCustomer Part ID:Allvision Part ID:QG-2832TLBFG02Ver:AAllvision technology Inc.Http:/Notes:1. Please contact Allvision technology Inc. before assigning your product based on this module specification2. The information contained here

2、in is presented merely to indicate the characteristics and performance of our products. No responsibility is assumed by Allvision technology Inc. for any intellectual property claims or other problems that may result from application based on the module described herein.From: Allvision technology In

3、c.Approved byCustomer:Approved byAllvision technology Inc.Ver:CRevised HistoryiPart NumberRevisionRevision ContentRevised onQG-2832TLBFG02ANew20140527Allvision technology Inc.Ver:CContentsRevision History Contents1.Basic Specifications1.41.5Display Specifications Me

4、chanical SpecificationsActive Area / Memory Mapping & Pixel Construction Mechanical DrawingPin Definition2.3.Absolute Maximum Ratings Optics & Electrical CharacteristicsOptics Characteristics DC Characteristics AC Characteristics.23.3.3I2C Interface CharacteristicsI2C Interface with

5、 Internal Charge Pump I2C Interface with External VCC4.Functional Specification4.14.2CommandsPower down and Power up Sequence4.2.1 Power up Sequence4.2.2 Power down Sequence Reset CircuitActual Application Example4.4.1 VCC Supplied Externally4.4.2 VCC Generated by Internal DC/DC Circuit4.34.45.Relia

6、bility5.1 Contents of Reliability Tests5.2 Failure Check StandardOutgoing Quality Control Specifications6.3Environment Required Sampling PlanCriteria & Acceptable Quality Level.26.3.3Cosmetic Check (Display Off) in Non-Active Area Cosmetic Check (Display Off) in Active Area Pattern C

7、heck (Display On) in Active Area7.8.Package SpecificationsPrecautions When Using These OEL Display Modules8.48.5Handling Precautions Storage Precautions Designing PrecautionsPrecautions when disposing of the OEL display modules Other PrecautionsWarranty Noticeii1. B

8、asic Specifications1.1Display Specifications1) Display Mode:2) Display Color:3) Drive Duty:Passive Matrix Monochrome (Blue) 1/32 Duty1.2Mechanical Specifications1)2)3)4)5)6)7)Outline Drawing: Number of Pixels: Panel Size:Active Area: Pixel Pitch: Pixel Size: Weight:According to the annexed outline d

9、rawing 128 3230.0 11.5 1.2 (mm)22.384 5.584 (mm)0.175 0.175 (mm)0.159 0.159 (mm) TBD1.3Active Area / Memory Mapping & Pixel Construction0.1750.159 Segment 127( Column 1 )Segment 0( Column 128 )Common 0( Row 32 )Common 31( Row 1 )Detail A Scale (10:1)1P0.175x32-0.016=5.5840.1

10、750.159P0.175x128-0.016=22.384A1.4Mechanical Drawing0.1590.175P0.175x32-0.016=5.584(2.4)9 0.2P0.62x(14-1)=8.06 0.050.1 0.03W=0.32 0.036.2 0.1(2)0.3(2.1)(1.1)0.5 0.55.584 (A/A)7.584 (V/A)8.8 (Polarizer) 11.5 0.2 (Cap Size) 11.5 0.2 (Panel Size)1.2 0.12114ItemDateRemarkA201405

11、07Original Drawing(40.5)30 0.2 (Panel Size)10.5 0.326.6 0.2 (Cap Size)6.1 0.20.35 0.325.9 (Polarizer)(1.1) 24.384 (V/A) 6.1 0.2(2.1)22.384 (A/A)2 0.3105P0.175x128-0.016=22.384VCC AVCOMHIREF SDASCLRES#VDDVSSVBREFVBATC1NC2PSegment 127Segment 0C1PC2N( Column 1 )( Column 128 )Protective Tape9x6.5x0.06mm

12、Common 0( Row 32 )Common 312.0 0.2( Row 1 )PolarizerRemove Tapet=0.2mmt=0.15mm MaxContact Side0.1750.159GlueContact SideDetail A Scale (10:1)Notes:1. Color: Blue2. Driver IC: SSD13063. FPC Number: QT1306P20Customer ApprovalAllvision technology Inc.Drawing NumberRev.4. Interface: I2 CSignatureQG-2832

13、TLBFG02A5. General Tolerance: 0.30Unless Otherwise SpecifiedQG-2832TLBFG02 Folding Type OEL Display ModuleMaterial UnitmmTitlePixel Number: 128 x 32, Monochrome, COG PackageGeneral RoughnessSoda Lime / PolyimideToleranceDrawnE.E.Panel / E.P.M.Dimension 0.3ByHONGScale Sheet SizeAngle1Date201405071:11

14、 of 1A3Pymbol1C2P2C2N3C1P4C1N5VBAT6VBREF7VSS8VDD9RES#10SCL11SDA12IREF13VCOMH14VCC1.5Pin Definition1.5 Pin Definition (Continued)3Pin NumberSymbolI/OFunctionInterface (Continued)1011SCLSDAII/OIIC Bus Clock SignalThe transmission if information in the I2C bus is following a cl

15、ock sigmal. Each transmission of data bit is taken place during a single clock period of this pin.I2C Bus Data SignalThis pin acts as a communication channel between the transmitter and the receiver.Reserve6VBREF-NCPin NumberSymbolI/OFunctionPower Supply8714VDD VSSVCCP PPPower Supply for LogicThis i

16、s a voltage supply pin. It must be connected to external source.Ground of Logic CircuitThis is a ground pin. It acts as a reference for the logic p . It must be connected to external ground.Power Supply for OEL PanelThis is the most positive voltage supply pin of the chip. A stabilization capacitor

17、should be connected between this pin and VSS when the converter is used. It must be connected to external source when the converter is not used.Driver1213IREFVCOMHIOCurrent Reference for Brightness AdjustmentThis pin is segment current reference pin. A resistor should be connected between this pin a

18、nd VSS. Set the current at 12.5mA maximum.Voltage Output High Level for COM SignalThis pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and VSS.DC/DC Converter53 / 41 / 2VBATC1P / C1N C2P / C2NPIPower Supply for DC/DC Converter

19、CircuitThis is the power supply pin for the internal buffer of the DC/DC voltage converter. It must be connected to external source when the converter is used. It should be connected to VDD when the converter is not used.Positive Terminal of the Flying Inverting Capacitor Negative Terminal of the Fl

20、ying Boost CapacitorThe charge-pump capacitors are required between the terminals. They must be floated when the converter is not used.Interface9RES#IPower Reset for Controller and DriverThis pin is reset signal input. When the pin is low, initialization of the chip is executed. Keep this pin pull h

21、igh during normal operation.2. Absolute Maximum RatingsNote 1: All the above voltages are on the basis of “VSS = 0V”.Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module

22、 under the conditions according to Section 3. “Optics & Electrical Characteristics”. If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.Note 3: The defined temperature ranges do not include the polarizer. temperatu

23、re of the polarizer should be 80C.Note 4: VCC = 8.0V, Ta = 25C, 50% Checkerboard.Software configuration follows Section 4.4 Initialization.The maximum withstoodEnd of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the ac

24、celerated operation at high temperature conditions.4ParameterSymbolMinMaxUnitNotesSupply Voltage for LogicSupply Voltage for DisplaySupply Voltage for DC/DC（Internal DC/DC Enable） Operating Temperature Storage Temperature Life Time (120 cd/m2) Life Time (80 cd/m2)Life Time (

25、60 cd/m2)VDD VCCVbatTOP TSTG-0.30-0.3-40-4010,00030,00050,0004164.38585-V VVCC hour hourhour1, 21, 21, 234443. Optics& Electrical Characteristics3.1 Optics Characteristics* Optical measurement taken at VDD = 2.8V, VCC = 8V. Software configuration follows Section 4.4 Initialization.3.2 DC Characteris

26、ticsNote 5 & 6: Brightness (Lbr) and Supply Voltage for Display (VCC) are subject to the change of the panelcharacteristics and the customers request.Note 7:Note 8:VDD = 2.8V, VCC = 7.25V, 100% Display Area Turn on.VDD = 2.8V, VCC = 7.25V, 100% Display Area Turn on.* Software configuration follows S

27、ection 4.4 Initialization.5CharacteristicsSymbolConditionsMinTypMaxUnitSupply Voltage for LogicSupply Voltage for Display (Supplied Externally) Supply Voltage for DC/DCSupply Voltage for Display (Generated by Internal DC/DC)High Level Input Low Level Input High Level Output

28、Low Level OutputOperating Current for VDDOperating Current for VCC (VCC Supplied Externally)Operating Current for VBAT (VCC Generated by Internal DC/DC)Sleep Mode Current for VDD Sleep Mode Current for VCCVDD VCC VBAT VCCVIH VIL VOH VOL IDDICCIBAT IDD, SLEEPICC, SLEEPNote 5 (Internal DC/DC Disable)

29、Internal DC/DC EnableNote 6 (Internal DC/DC Enable)IOUT = 100A, 3.3MHz IOUT = 100A, 3.3MHz IOUT = 100A, 3.3MHz IOUT = 100A, 3.3MHzNote 7Note 81.656.43.570.8 VDD00.9 VDD0-2.8-7.25- 1801023.0123.39.04.27.5VDD 0.2VDD VDD 0.1VDD3001629.0510V V V VV V V VAmAmAA ACharacteristicsSymbolConditionsMinTypMaxUn

30、itBrightness(VCC Supplied Externally)Brightness(VCC Generated by Internal DC/DC)C.I.E. (Blue)Dark Room Contrast Viewing AngleLbrLbr(x)(y) CRNote 5Note 6C.I.E. 19311501500.120.22-1800.160.262000:1Free-0.200.30-cd/m2cd/m2degree3.3 AC Characteristics3.3. 1I2C Interface Timing Characteristics:* (VDD - V

31、SS = 1.65V to 3.3V, Ta = 25C)6SymbolDescriptionMinMaxUnittcycle tHSTARTtHDtSD tSSTARTtSSTOPtR tFtIDLEClock Cycle TimeStart Condition Hold TimeData Hold Time (for “SDAOUT” Pin) Data Hold Time (for “SDAIN” Pin) Data Setup TimeStart Condition Setup Time(Only relevant for a repe

32、ated Start condition) Stop Condition Setup TimeRise Time for Data and Clock Pin Fall Time for Data and Clock PinIdle Time before a New Transmission can Start2.50.60300100- 300300-s snsnss sns ns s3.3.2I2C Interface with Internal Charge PumpRecommended Components:C1,: C2:C3:C4:C5: C6,C7: R3:

33、 R2, R1:R4, R5: Q1:Q2:Notes:VDD:VBAT_in:0.1F / 6.3V, X5R4.7F / 6.3V, X5R2.2F/ 16V, X7R4.7F / 16V, X7R0.1F / 16V, X7R1F / 16V, X7R560K, R3 = (Voltage at IREF - VSS) / IREF47k4.7k FDN338P FDN335N1.653.3V, it should be equal to MPU I/O voltage. 3.54.2V7SDSDC2NC1NVDDR4SCLC6C7CAP

34、C2PCAPC1PR5SDAVBAT_INR1J?Q2GPIOGQ1 VBAT VDDR2C2IREFVCOMHCON14VCCR3C3C4C5C1C2P1234567891011121314C2NC1PC1NVBATVSSVDDRESSCLSDAIREFVCOMHVCC3.3.3I2C Interface with ExternalVCCGR2Recommended Components:C1,: C2:C3:C4:C5:R3: R2, R1:R4, R5: Q1:Q2:Notes:VDD:VCC_in:0.1F / 6.3V, X5R4.7F / 6.3V, X5R2.2F/ 16V, X

35、7R4.7F / 16V, X7R0.1F / 16V, X7R560K, R3 = (Voltage at IREF - VSS) / IREF47k4.7k FDN338P FDN335N1.653.3V, it should be equal to MPU I/O voltage. 77.5V8SDSDVDDR4SCLR5SDAVCC_INR1Q2J?GPIOVCCVDD C2 IREF VCOMHVCCR3C3C4C5CON14C1C2P1234567891011121314C2NC1PC1NVBATVSSVDDRESSCLSDAIRE

36、FVCOMHVCC4.Functional Specification4.1CommandsRefer to the Technical Manual for the SSD1306G4.2Power down and Power up SequenceTo protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources dur

37、ing turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.4.2.1 Power up Sequence:VDD on1.Power up VDD2. Send Display off command3. Initialization4. Clear ScreenVCC5.Power up VCC / VBATVDDVSS/Ground6. Delay 100ms(When VCC is stable)

38、7. Send Display on commandDisplay off4.2.2 Power down Sequence:1.2.3.Send Display off command Power down VCC / VBAT Delay 100msVCC/VBAT(When/VCCVBATis reach0 and panel isVDDVSS/Groundcompletely discharges) Power down VDD4.Note 13:1)Since an ESD protection circuit is connected betweenandVDDVCCide the

39、 driver IC,VCCbecomes lower than VDD whenever VDD is ON and VCC is OFF. VCC / VBAT should be kept float (disable) when it is OFF.2)3)4)Power P(VDD, VCC, VBAT) can never be pulled to ground under any circumstance.VDD should not be power down before VCC / VBAT power down.4.3Reset CircuitWhen RES# inpu

40、t is low, the chip is initialized with the following status:1.2.3.Display is OFF 12864 Display ModeNormal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)Shift register data clearerial interface Display start line is set a

41、t display RAM address 0 Column address counter is set at 0Normal scan direction of the COM outputs Contrast control register is set at 7FhNormal display mode (Equivalent to A4h command).8.9.9VCC / VBAT offVDD offVCC/ VBAT onDisplay o4.4Actual Application ExampleComman

42、d usage and explanation of an actual example4.4.1 VCC Supplied ExternallySet Display Offset 0xD3, 0x00VDD/VCC off StateSet Display Start Line 0x40Set Charge Pump 0x8D, 0x10Set COM Output Scan Direction 0xC8Display Data SentSet Contrast Control 0x81, 0x80Set Pre-Charge Period 0xD9, 0x1FIf the noise i

43、s accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.20Set VCOMH Deselect Level 0xDB, 0x40Set Multiplex Ratio 0xA8, 0x1FSet Display Clock Divide Ratio/Oscillator Frequency 0xD5, 0x80Initial S

44、ettings ConfigurationSet COM PHardware Configuration0xDA, 0x00Set Display Off 0xAE(100ms Delay Recommended)Initialized State (Parameters as Default)Set Display On 0xAFSet Segment Re-Map 0Xa1Set RES# as High(3s Delay Minimum)Power up VCC & Stabilized (Delay Recommended)Power Stabilized (Delay Recomme

45、nded)Power up VDD (RES# as Low State)Clear ScreenSet Entire Display On/Off 0xA4Power down VCC (100ms DelayRecommended)Normal OperationVDD/VCC off StatePower down VDDNormal OperationSleep ModeSleep ModeNormal OperationExternal setting void sh1106()RES=0;delay(1000); RES=1;delay(1000);write_i(0xAE);/*

46、display off*/write_i(0x00); write_i(0x10);/*set lower column address*/*set higher column address*/write_i(0x00);/*set display start line*/write_i(0xB0);/*set page address*/21(100ms Delay Recommended)Power up VCC & Stabilized (Delay Recommended)Set Display On 0xAFSet Display

47、Off 0xAEPower down VCCSet Display Off 0xAEwrite_i(0x81); write_i(0xCF);/*contract control*/*128*/write_i(0xA1);/*set segment remap*/write_i(0xA6);/*normal / reverse*/write_i(0xA8); write_i(0x1F);/*multiplex ratio*/*duty = 1/32*/write_i(0xC8);/*Com scan direction*/write_i(0xD3); write_i(0x00);/*set d

48、isplay offset*/write_i(0xD5); write_i(0x80);/*set osc division*/write_i(0xD9); write_i(0x1f);/*set pre-charge period*/write_i(0xDA); write_i(0x00);/*set COM p*/write_i(0xdb); write_i(0x40);/*set vcomh*/write_i(0x8d); write_i(0x10);/*set charge pump enable*/write_i(0xAF);/*display ON*/void write_w(unsigned char dat)unsigned char m,da; unsigned char j; da=dat; for(j=0;j8;j+)m=da; SCL=0;m=m&0x80; if(m=0x80)SDA=1;else22SDA=0;da=da0)t-;http:/www.szal