版權(quán)說(shuō)明：本文檔由用戶(hù)提供并上傳，收益歸屬內(nèi)容提供方，若內(nèi)容存在侵權(quán)，請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)
文檔簡(jiǎn)介
折疊式級(jí)聯(lián)運(yùn)放的仿真折疊式級(jí)聯(lián)運(yùn)放的仿真TheTypicalPerformanceofOp-AmpOpen-LoopDifferentialGain(AV)Common-modeRejectionRatio(CMRR)PowerSignalRejectionRatio(PSRR)PhaseMargin(PM)InputCommonModeRange(ICMR)OutputSwingRange(OSR)Input/OutputImpedance(CIN/ROUT)SlewRateNoiseTheTypicalPerformanceofOp-TheSchematicofFoldedCascodeOp-AmpInordertodeceasethepowerConsumption,IBIASisonly30nA.
TheSchematicofFoldedCascodCreateSchematicandSymbolinSpectreTocreateasymbolofaschematic:FromDesign->CreateCellview->FromCellviewCreateSchematicandSymbolinOpen-LoopDifferentialGainDCSweepVP-VN(largesignal)ACSweepVP-VNwithfixedfrequency(smallsignal)TwomethodsofsimulatingOpen-LoopDifferentialGainisavailableinADE(AnalogDesignEnvironment)Open-LoopDifferentialGainDCTest-BenchofOpen-LoopDifferentialGain(method1)
DCSweepVP-VN(largesignal)Inthismethod,VP=VCM_IN+x,andVN=VCM_IN-xWhere,VCM_IN
isthecommonvoltage,xisadesignvariables.SetupVNSetupVPTest-BenchofOpen-LoopDifferADEofOpen-LoopDifferentialGain(method1)ToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofOpen-LoopDifferentialWaveformofOpen-LoopDifferentialGain(method1)Where,
DifferentialGainis71.56dBToobtainVCOM_OUT
FromCalculator->SpecialFunctions->ValueVOUT-VCOM_OUTToobtainDCgainFromCalculator->SpecialFunctions->derivWaveformofOpen-LoopDifferenTest-BenchofOpen-LoopDifferentialGain(method2)
ACSweepVP-VNwithfixedfrequencySetupVNSetupVPInthismethod,VP=VCM_IN+x+VAC,andVN=VCM_INWhere,VCM_IN
istheinputcommonvoltage,xisadesignvariables,VACisaACvoltageforACSweep.Test-BenchofOpen-LoopDifferADEofOpen-LoopDifferentialGain(method2)ToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACFixedFreqADEofOpen-LoopDifferentialWaveformofOpen-LoopDifferentialGain(method2)DifferentialGainis65.56dBTheresultsofthetwomethodsaredifferent,Infact,method1ismoreaccurateforDCgain.WaveformofOpen-LoopDifferenCommon-modeRejectionRatio
Youcangetdetailillustrationfrom“CMOSAnalogCircuitDesign”,PhillipE.Allen,OxfordUniversityPress,Inc.Common-modeRejectionRatioYoTest-BenchofCMRRWhere,
VCOM_IN
istheinputcommonvoltage,VACisaACvoltageforACSweep.Test-BenchofCMRRWhere,VCOMADEofCMRRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofCMRRToaddamodelforWaveformofCMRR1/CMRRCMRRToobtainCMRR:FromCalculator->1/x1/CMRRandCMRRplotdirectly.WaveformofCMRR1/CMRRCMRRTooWaveformofCMRRToobtainmagnitudePlotofCMRR:FromCalculator->dB20FrequencyresponseofCMRRTheCMRRis72.14dBatlowfrequencyrange.ToobtainphasePlotofCMRR:FromCalculator->phaseWaveformofCMRRToobtainmagnPowerSignalRejectionRatio
Youcangetdetailillustrationfrom“CMOSAnalogCircuitDesign”,PhillipE.Allen,OxfordUniversityPress,Inc.PowerSignalRejectionRatioYTest-BenchofPSRRWhere,
VACisaACvoltageforACSweep,andVDCisaDCvoltageTest-BenchofPSRRWhere,VACADEofPSRRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofPSRRToaddamodelforWaveformofPSRR1/PSRRPSRRToobtainCMRR:FromCalculator->1/x1/PSRRandPSRRplotdirectly.WaveformofPSRR1/PSRRPSRRTooWaveformofPSRRToobtainmagnitudePlotofPSRR:FromCalculator->dB20FrequencyresponseofPSRRTheCMRRis79.17dBatlowfrequencyrange.ToobtainphasePlotofPSRR:FromCalculator->phaseWaveformofPSRRToobtainmagnPhaseMarginofOpen-loopfrequencyResponse
Where,VCM_INistheinputcommonvoltage,VACisaACvoltageforACSweep,AndCListheloadingcapacitor.PhaseMarginofOpen-loopfreqTest-BenchofPMVCM_INVACThedominantpoleiscontrolledbyCL
infoldedCascodeopamp.Test-BenchofPMVCM_INVACThedADEofPMToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofPMToaddamodelforthWaveformofPMToobtainmagnitudePlotofopen-loop:FromCalculator->dB20open-loopfrequencyresponseThePMis74owhenCLis5pf.ToobtainphasePlotofopen-loop:FromCalculator->phase
Therehavetwopolesinopen-loopfrequencyresponse,oneisthedominantpoleofoutputnet,andtheanotheristhemirrorpolecausedbyactivecurrentmirror.
WaveformofPMToobtainmagnitInputCommon-modeRangeWhere,xisadesignvariablesandCListheloadingcapacitor.InputCommon-modeRangeWhere,Test-BenchofICMRTest-BenchofICMRADEofICMRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofICMRToaddamodelforWaveformofICMRICMRTheinputcommon-moderangeis0~4.2VWaveformofICMRICMRTheinputOutputSwingRangeWhere,VCM_IN
istheinputcommonvoltage,xisadesignvariables.
ToobtainOSROutputSwingRangeWhere,VCM_ITest-BenchofOSRDCSweepVP-VN
Inthismethod,VP=VCM_IN+x,andVN=VCM_IN-xWhere,VCM_IN
isthecommonvoltage,xisadesignvariables.SetupVNSetupVPTest-BenchofOSRDCSweepVPADEofOSRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofOSRToaddamodelforWaveformofOSRYoucangettheleftwaveformfrompage8.OSRTheoutputswingrangeisfrom842.5mVto4.381V.PS:OSRisdependenceofapplicationsandisnotconstant.
WaveformofOSRYoucangeInputCapacitorWhere,VCM_IN
istheinputcommonvoltage,VACisACvoltageforACSweep.
InputCapacitorWhere,VCM_INiTest-BenchofCINVCM_INVACTest-BenchofCINVCM_INVACADEofCINToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofCINToaddamodelfortWaveformofCIN
Theinputcapacitorisapproximateof5pfWaveformofCINTheinputcapaOutputResistanceTheschematicofobtainingopen-loopoutputresistanceRO.TheequivalentmodelbyusingTheveninformOntheopamp.Thus,simulatingROUTandknowingAVallowsonetocalculatetheoutputresistanceROoftheopamp.OutputResistanceTheschematTest-BenchofROUTIOUTVOUT200RR=1GVIN=0VTest-BenchofROUTIOUTVOUT200RADEofROUTToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaTRANSweepFromADE->Analyses->Choose->TRANADEofROUTToaddamodelforWaveformofROUT
IOUTROUTWaveformofROUTIOUTROUTSlewRateTheunity-gainconfigurationplacestheseverestrequirementsonstabilityandslewratebecauseitsfeedbackisthelargest,resultinginthelargestvaluesofloop-gain,andshouldalwaysbeusedasaworst-casemeasurement.SlewRateTheunity-gainTest-benchofSlewRateTheinputstepmagnitudeis2V.Test-benchofSlewRateTheinpADEofSRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaTranFromADE->Analyses->Choose->TranADEofSRToaddamodelfortWaveformofSR
SR=95.1KV/sWaveformofSRSR=95.1KV/sNoiseThermalNoise(A)channelnoise(id)(A)RSnoise(rs)(A)RDnoise(rd)FlickerNoise(fn)NoiseThermalNoiseTest-BenchofNoiseVCM_INVACThedominantpoleiscontrolledbyCL
infoldedCascodeopamp.Test-BenchofNoiseVCM_INVACThADEofNoiseToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaNoiseFromADE->Analyses->Choose->noiseADEofNoiseToaddamodelforWaveformofNoiseOutputnoiseInput-referrednoiseToobtainoutputnoiseandinput-referrednoise:FromADE->results->Directplot->mainformWaveformofNoiseOutputnoiseI折疊式級(jí)聯(lián)運(yùn)放的仿真折疊式級(jí)聯(lián)運(yùn)放的仿真TheTypicalPerformanceofOp-AmpOpen-LoopDifferentialGain(AV)Common-modeRejectionRatio(CMRR)PowerSignalRejectionRatio(PSRR)PhaseMargin(PM)InputCommonModeRange(ICMR)OutputSwingRange(OSR)Input/OutputImpedance(CIN/ROUT)SlewRateNoiseTheTypicalPerformanceofOp-TheSchematicofFoldedCascodeOp-AmpInordertodeceasethepowerConsumption,IBIASisonly30nA.
TheSchematicofFoldedCascodCreateSchematicandSymbolinSpectreTocreateasymbolofaschematic:FromDesign->CreateCellview->FromCellviewCreateSchematicandSymbolinOpen-LoopDifferentialGainDCSweepVP-VN(largesignal)ACSweepVP-VNwithfixedfrequency(smallsignal)TwomethodsofsimulatingOpen-LoopDifferentialGainisavailableinADE(AnalogDesignEnvironment)Open-LoopDifferentialGainDCTest-BenchofOpen-LoopDifferentialGain(method1)
DCSweepVP-VN(largesignal)Inthismethod,VP=VCM_IN+x,andVN=VCM_IN-xWhere,VCM_IN
isthecommonvoltage,xisadesignvariables.SetupVNSetupVPTest-BenchofOpen-LoopDifferADEofOpen-LoopDifferentialGain(method1)ToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofOpen-LoopDifferentialWaveformofOpen-LoopDifferentialGain(method1)Where,
DifferentialGainis71.56dBToobtainVCOM_OUT
FromCalculator->SpecialFunctions->ValueVOUT-VCOM_OUTToobtainDCgainFromCalculator->SpecialFunctions->derivWaveformofOpen-LoopDifferenTest-BenchofOpen-LoopDifferentialGain(method2)
ACSweepVP-VNwithfixedfrequencySetupVNSetupVPInthismethod,VP=VCM_IN+x+VAC,andVN=VCM_INWhere,VCM_IN
istheinputcommonvoltage,xisadesignvariables,VACisaACvoltageforACSweep.Test-BenchofOpen-LoopDifferADEofOpen-LoopDifferentialGain(method2)ToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACFixedFreqADEofOpen-LoopDifferentialWaveformofOpen-LoopDifferentialGain(method2)DifferentialGainis65.56dBTheresultsofthetwomethodsaredifferent,Infact,method1ismoreaccurateforDCgain.WaveformofOpen-LoopDifferenCommon-modeRejectionRatio
Youcangetdetailillustrationfrom“CMOSAnalogCircuitDesign”,PhillipE.Allen,OxfordUniversityPress,Inc.Common-modeRejectionRatioYoTest-BenchofCMRRWhere,
VCOM_IN
istheinputcommonvoltage,VACisaACvoltageforACSweep.Test-BenchofCMRRWhere,VCOMADEofCMRRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofCMRRToaddamodelforWaveformofCMRR1/CMRRCMRRToobtainCMRR:FromCalculator->1/x1/CMRRandCMRRplotdirectly.WaveformofCMRR1/CMRRCMRRTooWaveformofCMRRToobtainmagnitudePlotofCMRR:FromCalculator->dB20FrequencyresponseofCMRRTheCMRRis72.14dBatlowfrequencyrange.ToobtainphasePlotofCMRR:FromCalculator->phaseWaveformofCMRRToobtainmagnPowerSignalRejectionRatio
Youcangetdetailillustrationfrom“CMOSAnalogCircuitDesign”,PhillipE.Allen,OxfordUniversityPress,Inc.PowerSignalRejectionRatioYTest-BenchofPSRRWhere,
VACisaACvoltageforACSweep,andVDCisaDCvoltageTest-BenchofPSRRWhere,VACADEofPSRRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofPSRRToaddamodelforWaveformofPSRR1/PSRRPSRRToobtainCMRR:FromCalculator->1/x1/PSRRandPSRRplotdirectly.WaveformofPSRR1/PSRRPSRRTooWaveformofPSRRToobtainmagnitudePlotofPSRR:FromCalculator->dB20FrequencyresponseofPSRRTheCMRRis79.17dBatlowfrequencyrange.ToobtainphasePlotofPSRR:FromCalculator->phaseWaveformofPSRRToobtainmagnPhaseMarginofOpen-loopfrequencyResponse
Where,VCM_INistheinputcommonvoltage,VACisaACvoltageforACSweep,AndCListheloadingcapacitor.PhaseMarginofOpen-loopfreqTest-BenchofPMVCM_INVACThedominantpoleiscontrolledbyCL
infoldedCascodeopamp.Test-BenchofPMVCM_INVACThedADEofPMToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofPMToaddamodelforthWaveformofPMToobtainmagnitudePlotofopen-loop:FromCalculator->dB20open-loopfrequencyresponseThePMis74owhenCLis5pf.ToobtainphasePlotofopen-loop:FromCalculator->phase
Therehavetwopolesinopen-loopfrequencyresponse,oneisthedominantpoleofoutputnet,andtheanotheristhemirrorpolecausedbyactivecurrentmirror.
WaveformofPMToobtainmagnitInputCommon-modeRangeWhere,xisadesignvariablesandCListheloadingcapacitor.InputCommon-modeRangeWhere,Test-BenchofICMRTest-BenchofICMRADEofICMRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofICMRToaddamodelforWaveformofICMRICMRTheinputcommon-moderangeis0~4.2VWaveformofICMRICMRTheinputOutputSwingRangeWhere,VCM_IN
istheinputcommonvoltage,xisadesignvariables.
ToobtainOSROutputSwingRangeWhere,VCM_ITest-BenchofOSRDCSweepVP-VN
Inthismethod,VP=VCM_IN+x,andVN=VCM_IN-xWhere,VCM_IN
isthecommonvoltage,xisadesignvariables.SetupVNSetupVPTest-BenchofOSRDCSweepVPADEofOSRToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaDCSweepFromADE->Analyses->Choose->DCADEofOSRToaddamodelforWaveformofOSRYoucangettheleftwaveformfrompage8.OSRTheoutputswingrangeisfrom842.5mVto4.381V.PS:OSRisdependenceofapplicationsandisnotconstant.
WaveformofOSRYoucangeInputCapacitorWhere,VCM_IN
istheinputcommonvoltage,VACisACvoltageforACSweep.
InputCapacitorWhere,VCM_INiTest-BenchofCINVCM_INVACTest-BenchofCINVCM_INVACADEofCINToaddamodelforthesimulationFromADE->Setup->ModellibrariesTocreateaACSweepFromADE->Analyses->Choose->ACADEofCINToaddamodelfortWaveformofCIN
Theinputcapacitorisapproximateof5pfWaveformofCINTheinputcapaOutputResistanceTheschematicofobtainingopen-loopoutputresistanceRO.TheequivalentmodelbyusingTheveninformOn
溫馨提示
- 1. 本站所有資源如無(wú)特殊說(shuō)明，都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
- 2. 本站的文檔不包含任何第三方提供的附件圖紙等，如果需要附件，請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶(hù)所有。
- 3. 本站RAR壓縮包中若帶圖紙，網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽，若沒(méi)有圖紙預(yù)覽就沒(méi)有圖紙。
- 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
- 5. 人人文庫(kù)網(wǎng)僅提供信息存儲(chǔ)空間，僅對(duì)用戶(hù)上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理，對(duì)用戶(hù)上傳分享的文檔內(nèi)容本身不做任何修改或編輯，并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
- 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容，請(qǐng)與我們聯(lián)系，我們立即糾正。
- 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶(hù)因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。
最新文檔
- 2024年皮膚問(wèn)題分析試題及答案
- 2024年汽車(chē)美容師職場(chǎng)行為規(guī)范試題及答案
- 2024年汽車(chē)美容師面試題目及答案
- 2025年語(yǔ)文考試分析性試題及答案
- 貓的智商測(cè)試題及答案
- 護(hù)理會(huì)議考試試題及答案
- 云南省保山市2024-2025學(xué)年高一上學(xué)期期末考試 英語(yǔ) 含解析
- 2024年汽車(chē)檢修技術(shù)新動(dòng)態(tài)試題及答案
- 2024-2025學(xué)年湖北省隨州市高一下學(xué)期2月聯(lián)考?xì)v史試題及答案
- 2024年汽車(chē)美容師入行指南試題及答案
- 2025年山東省濟(jì)南市市中區(qū)中考物理一模試卷（無(wú)答案）
- 商業(yè)秘密保護(hù)：內(nèi)外勾結(jié)型侵犯行為的司法認(rèn)定分析
- 2025年全國(guó)中小學(xué)生安全教育日專(zhuān)題
- 2025年電子設(shè)備裝接工崗位職業(yè)技能資格證考試題（附答案）
- 2025年河南航空港發(fā)展投資集團(tuán)有限公司社會(huì)招聘45人筆試參考題庫(kù)附帶答案詳解
- 2025太陽(yáng)能光熱發(fā)電站熔融鹽儲(chǔ)熱系統(tǒng)技術(shù)
- 2024年全國(guó)高考新課標(biāo)Ⅱ卷數(shù)學(xué)試題含答案解析
- JGJ33-2012 建筑機(jī)械使用安全技術(shù)規(guī)程
- 河海大學(xué)材料力學(xué)第五章彎曲應(yīng)力
- 關(guān)于建立涉農(nóng)貸款專(zhuān)項(xiàng)統(tǒng)計(jì)制的通知銀發(fā)號(hào)
- 螺桿設(shè)計(jì)說(shuō)明書(shū)
評(píng)論
0/150
提交評(píng)論