004、多功能工業(yè)控制平臺中英文翻譯_第1頁
004、多功能工業(yè)控制平臺中英文翻譯_第2頁
004、多功能工業(yè)控制平臺中英文翻譯_第3頁
004、多功能工業(yè)控制平臺中英文翻譯_第4頁
已閱讀5頁,還剩7頁未讀 繼續(xù)免費閱讀

下載本文檔

版權(quán)說明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請進(jìn)行舉報或認(rèn)領(lǐng)

文檔簡介

英文資料及中文翻1TheDesignofaPrototypePlatformforARMBasedEmbeddedHardwareprototypeisavitaldiscussourdesignofafastnthe英文資料及中文翻1TheDesignofaPrototypePlatformforARMBasedEmbeddedHardwareprototypeisavitaldiscussourdesignofafastntheembeddedsystemhisr,platformforARMbasedembeddedprovidingalow-costsolutiontomeettherequestofflexibilityandtestabilityinsystemprototypedevelopment.Italsoencouragesconcurrentdevelopmentofdifferentpartsofsystemhardwareaswellasmodulereusing.ThoughthefastplatformisdesignedforARMbasedembeddedourideaisgeneralandcanbe dtoembeddedsystemofotherEmbeddedsystemsarefoundeverywhere,includinginephones, rental- check- oxes--thesupermarketstockers,computerizedinventorycontrol,ephoneansweringmachines,ers,games,TVset-goeson.Demandforembeddedsystemislarge,andisgrowingInorderivercorrect--timeproductswithcomplexsystemandtime-to-marketre,designverificationisvitalintheembeddedsystems. siblechoiceforverificationistosimulatethesystembeingdesigned.Ifhigh-levelforthesystemisused,simulationisfastbutmaynotbeaccuratelow-leveltoomuchtimemayberequiredtoachievethedesiredlevel hequalityoftheevaluation.Sincedebuggingofrealsystemshastooaccounttheiorofsystemaswellasvironment,informationisextremelyimportant.Therefore, ysiswithsimulationmethodstooslowandnotsufficient.AndsimulationcannotrevealdeepesinrealAhardwareprototypeisafaithful ionofthefinaldesign,guarantyingreal-time ior.Anditisalsothebasictooltofinddeephehardware.Forreasons,sealnthewholedesignflow.Traditionally,aprototypedesignedsimilarlytocircuitsystemlltheconnectionsfixedonthePCBAsembeddedsystemsaregettingmorecomplex,theneedsforthorougheincreasinglyimportant.insurface-mountpackagingandmultiple-PCBeresultedinsmallerboardsandmorecompactAsembeddedsystemsaregettingmorecomplex,theneedsforthorougheincreasinglyimportant.insurface-mountpackagingandmultiple-PCBeresultedinsmallerboardsandmorecompactlayout,traditionaltestmethods,e.g.,externaltestprobesand"bed-of-nails"testfixtures,harderimplement.Asaresult,acquiringsignalsonboards,whichisltohardwareandsoftwareesinfeasible,andtrackingbugsinincreasinglydifficult.Thustheprototypedesignhastotakeaccountoftestability.simplyaddingsometestsisnotenough.Iferrorsontheprototypearedetected,asmisconnectionsofsignals,itcouldbesibletocorrectthemonthemultiple-PCBboardwithallthecomponentsmounted.Allthesewouldleadtoanotherroundprototypefabrication,makingdevelopmenttimeextendandcostBesidestestability,itisimportanttoainhighflexibilityduringdevelopmenttheprototypeasdesignspecificationchangesarecommon.Nowadayscomplexsystemsoftennotbuiltfromscratchbutareassembledbyreusingpreviouslydesignedmodulesoff-the-shelfchassors,memoriesorperipheralcircuitryinordercopewithmoreaggressivetime-to-markets.Followingthetop-downmethodology,lotsofhedesignsisspentingtheoproperfunctionalmodules erfacingthemtoeSomepreviousresearch etFPLDs(fieldprogrammabledevice)couldbeaddedtothefinaldesigntoprovideflexibilityasFPLDscanerconnectionsamongtheirpinsandmanymoreadvantages.extradevimayincreaseproductioncosterdissipation,weakeningtheerofsystem.Toaddresstheseproblems,therearetFPLDscouldbeusedinhardwareprototypeasermediate[1]-[3],whereasthiswouldstillbringmuchadditionalworktotheMoreover,modulesontheprototypecannotbereuseddirectly.Inindustry,etprovidelsolutionsbasedonFPLDsforTheirproductsareaimedatSOC(systemonachip)functionalverificationinsteadembeddedsystemdesignandhisr,wediscussourdesignofa PlatformforARMEmbeddedSystem,providingalowcostsolutiontomeettherequestofflexibilityandtestabilityinembeddedsystemprototypedevelopment.Italsoencouragesdevelopmentofdifferentpartsofsystemhardwareaswellasmodulereusing.Therestthe ranizedasfollows.Insection2,wediscusssofourplatform.Section3showstheexperimentalresults,followedbyaninsectionII.THEDESIGNOFAthe ranizedasfollows.Insection2,wediscusssofourplatform.Section3showstheexperimentalresults,followedbyaninsectionII.THEDESIGNOFAA.ARMbasedembeddedsorsarewildlyusedinembeddedsystemsduetolow-cost,erconsumptionandhighperformance.AnARMbasedsorisaegratedSOCincludinganARMcorevarietyofsystemperipherals[5].Manyarmbasedembedded sors,e.g.[6]-[8],adoptaarchitectureastheoneshowninFig. egratedmemorycontrollerprovidesanexternalmemory asynchronous,burstmodes).Itissibletoconnectbus-extendedperipheralchipsthememorybus.Theon-chipperipheralsmayerruptcontroller,OS,AC97,andetc.SomeoftheseperipheralssignalsaremultiplexededigitalI/Opinstoprovideflexibilitytouserwhileotheron-peripherals,e.g.USB nt,ededicatedperipheralsignalpins.Byorextendingthesepins,usermayusetheseonchipperipherals.Whentheon-peripheralscannotfulfilltherequirementoftobesystem,ripheraleThearchitectureofanARMbasedembeddedsystemisshowninFig.2.Thesystemisedofembeddedsor,memory,andperipheral.enable ,theplatformshouldbecapableofquicklyassemblingpartsofoawholethrougherconnection.Ourbasicideaistoinserterconnectionmoduleedbyothesystemtoadjustableconnectionswheretoplacethismodule,nsignals,andtoprovidetestabilityaswell.ToyzethearchitectureoftheTheembeddedsystemshowninFig.2canbeotwoparts.Oneisminimalsystemedoftheembeddedsorandmemory.Theother ofmadeupofperipheralextendeddirectlyfromon-chipembeddedsor,andspecificperipheralchipsandcircuitsextendedbytheTheminimalsystemisthecoreoftheembeddedsystem,determiningits capacity.Theembeddedsorsarenowroutinelyavailableatclockspeedsofup400MHz,andwillclimbstillfurther.Thespeedofthebusconnectingthesorandmemorychipsisexceeding100MHz.Aso-pinpropagationdelayofaFPLDmagnitudeofafewnanoseconds,insertingsuchadevicewillyimpairtheTheperipheralsenabletheembeddedsystemtocommunicateeractivememorychipsisexceeding100MHz.Aso-pinpropagationdelayofaFPLDmagnitudeofafewnanoseconds,insertingsuchadevicewillyimpairtheTheperipheralsenabletheembeddedsystemtocommunicateeractivewithindependenttoherealworld.Ingeneral,peripheralcircuitsarehighlymodularizedeachother,andtherearehardlyneedsforflexibleconnectionsnHereweapplyaerconnectionmoduletosubstitutethenputerandtheperipherals,whichenablesflexibleadjustingconnectionsto erfacingextendedperipheralcircuitsandmodules.Astheoftheommunicationntheperipheralsandthesorismuchn heminimalsystem,theFPLDsolutionisFollowingthisidea,wedesignthePlatformasshowninFig.3.defineerfaceICBntheplatformandtheembeddedsorcoretholdstheminimalsystemofplatformandperipheralembeddedsystem.erfaceIPBntholdextendedperipheralcircuitsandmodulesisdefined.Theseenableustodevelopdifferentpartsofembeddedconcurrentlyandtoeoaprototypely,andencouragemoduleaswell.Theareconnectedbyaerconnectmodule.arealsosomeusedperipheralmodules,e.g.RS232transceivermodule,extendedEthernetmodule,AC97pactFlashCardslot,andetc,onplatformwhichcanerfacedthroughtheerconnectmoduleexpeditetheembeddedsystemB.erconnectWiththefacilityof e-of-artsFPLDs,wedesigna moduleerconnect,monitorandtestthebusandI/OsignalsnthesystemandAsthebusdatadirection,singobeysspecificprotocolandhascontrolsignalstoidentifyerconnectionofthebuscanbeeasilyrealizedbydesigningcorrespondingbusotheFPLD,whereaserconnectionoftheI/Osmorecomplex.AsI/Osaremultiplexedwithon-chipperipheralssignals,theremaybewithbi-directionsignals,e.g.thesignalsforon-chiporsignalsfornsmayaFPLD.on-chipMMC(MultiMedia erface.Thedatadirectiononwithoutanexternalindication,makingitdifficulttoconnectthemsiblesolutionistodesignacomplex emachineaccordingtosingprotocoltocontroltheransferdirection.Inourdesignweassigntothesebi-directionsignalsandusesomesiblesolutionistodesignacomplex emachineaccordingtosingprotocoltocontroltheransferdirection.Inourdesignweassigntothesebi-directionsignalsandusesomelocationsontheICBandtodirectlyconnectthesesignalswhenneeded.TheproblemiscircumventedattheoflosingsomeTheuseofFPLDtobuildsimplearchitectureforfasterconnectionmodulenotonlyofferslowcost,butalsoprovidesmanymore,erconnectionscanbechangeddynamicallyernallogicmodificationandre-assignmenttotheFPLD.Second,asFPLDisconnectedwithmostpinsfromembeddedsor,itisfeasibletoerconnectionproblemsduetodesignphysicalfabricatefaultintheminimalsystemwithBST(Boundary-ScanTest,Standard1149.1specification).Third,itsibletoroutetheernalsignalsotheFPLD’sI/Opinsforquickandeasyswithoutaffectingthewholedesignandperformance.ItissibletoimplementanembeddedotheFPLDtosmooththeprogressofthehardwareverificationandererdissipationhasagreatimpactonsystemcostandreliability.Itisincreasinglyimportantprobleminembeddedsystemsdesignsnotonlyfortheelectronicsindustrybutinotherareasincludingconsumerelectronics,industrycommunications,embeddedsystem,Inordertoethedesignersupplyforersupplyealsobeenconsideredinthedesignof,stotheontheplatformareseparatedfromthosetocoreboardandperipheralexpandboards,whichmakesitmorerealistictomeasureverifyerdissipationontheplatformforembeddedsystem.Second,sforthecoreboardandperipheralexpandboardsarebuiltonaboardandconnectedtotheplatformthroughaslot.Asaresult,itprovidesflexibilityersystemdesignwhilespeedingupthewholedesignTomeetthedemandforhighersystemspeedandowerconsumptionincommunicationsandsing,embeddedsorvendorsuseincreasinglysingtechnologiesrequiringlowercoreoperatingvoltages,andkeepvoltagecompatiblewithmostlowvoltagesemiconductoronmarket.almosteveryembeddedsorrequiresnersupply,suchsupplyernallogic,forPLLsandoscillators,formemoryerface,andforI/Os.Further,differentembeddedsorsedifferentrequirementssupply,suchasersupplyer-upsequence,anddifferenttoadjustthecorevoltageindifferentCPUrunmodesupplyernallogic,forPLLsandoscillators,formemoryerface,andforI/Os.Further,differentembeddedsorsedifferentrequirementssupply,suchasersupplyer-upsequence,anddifferenttoadjustthecorevoltageindifferentCPUrunmodeforerAsurveyofsomewidelyusedARMbasedembeddedsortmostthemneednon3groupsofersupply,as able1.Asperipheralsmayrequiredifferentsupplyvoltagesfor le,suchas+5VeringtheUSBports,wedivideersupplyfromersupplyoseparatedchannels,whichisconnectedtoboththeslotandtheperipheralslot.Eachchannelshasaergood”signaltoersusofthechannel,andashutdownsignaltoshut ersupplyofthechannelAndthesesignalsaredirectlyconnectedtothecoreboardslotmodateembeddedsor’srequirementer-upsequence.Inordertoenablevoltageadjusting,somecontrolsignalsareroutedtoersupplyboardbyerconnectAsthePlatformisderresentandwiththesamehe Platform.ItisansystemprototypebasedelXScalePXA255,whichisanARMbasedsor.ThediagramoftheprototypeisillustratedinFig.5(a).ThephotoisshownFig.5(b),whereaBluetoothmoduleisconnectedtotheprototypeUSBportandaCFLANcardisinserted.TheFPGA(anAlteraCycloneEP1C6F256)hereoffersthesamefunctionaserconnectionmoduleshowninFig.3.MostoftheperipheralexpandedtothesystemthroughtheFPGA,andmoreperipheralscanbewhenneeded.AsbothoftheFPGAandPXA255supporttheBST,wecandetectfaults,short-circuitandopen-circuitfaults,ontheconnectionsnthetwochainingtheirJTAGportsandperformingBST.Here,weuseanopensourcepackage[11]toperformtheTheernalsignalscanberoutedtothedebuggingLEDmatrixforeasywhichishelpfulinsomesimpletestinganddebugging.Wealsoinsertanembeddedyzer,theSignalTapIIembeddedyzer[12]providedinAltera’sQuartus otheFPGAforhandlingmorecomplicatedsituations.Withthehelpofyzer,weareabletocaptureandmonitorsingthroughriodtime,whichexpeditesthedebuggingsfortheprototypesystem.Fig.6showscapturedommunicationntheembeddedsorandtheUSBhostduringtheinitializationsofthePhilipsISP1161time,whichexpeditesthedebuggingsfortheprototypesystem.Fig.6showscapturedommunicationntheembeddedsorandtheUSBhostduringtheinitializationsofthePhilipsISP1161USBhostchip[13].Itcanbeclearlyfromthettheembeddedsorwritesdport)todcodeof0027Haddress01H(theISP1161’shoststheandreads6120H(thechip’sID)fromaddress00H(theISP1161’shostcontrollerersupplymoduleoftheprototypesystemisheldonaseparateconnectedtothesystemviaasocket.Wedesignedersupplymodulesforprototypesystem(showninFig.7).Oneisalargemoduleprovidingfixededwithutlow-efficiencylinearregulator(theupside heFig.7),otherisacompactmodule,capableofdynamicvoltageadjusting,madeupofhigh-efficiencyswitchregulator(thedownsideheFig.7).Theformermoduleusedmodatetheersupplyrequirementsduringhardwaretestrelativesoftwaredevelopment.Duringthe s,thelaterisdevelopedandrefined,replacedtheformerone

溫馨提示

  • 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁內(nèi)容里面會有圖紙預(yù)覽,若沒有圖紙預(yù)覽就沒有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫網(wǎng)僅提供信息存儲空間,僅對用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時也不承擔(dān)用戶因使用這些下載資源對自己和他人造成任何形式的傷害或損失。

評論

0/150

提交評論