2022年《電工與電子技術(shù)基礎(chǔ)》復(fù)習(xí)資料繪圖化簡(jiǎn)題_第1頁(yè)
2022年《電工與電子技術(shù)基礎(chǔ)》復(fù)習(xí)資料繪圖化簡(jiǎn)題_第2頁(yè)
2022年《電工與電子技術(shù)基礎(chǔ)》復(fù)習(xí)資料繪圖化簡(jiǎn)題_第3頁(yè)
2022年《電工與電子技術(shù)基礎(chǔ)》復(fù)習(xí)資料繪圖化簡(jiǎn)題_第4頁(yè)
2022年《電工與電子技術(shù)基礎(chǔ)》復(fù)習(xí)資料繪圖化簡(jiǎn)題_第5頁(yè)
已閱讀5頁(yè),還剩19頁(yè)未讀, 繼續(xù)免費(fèi)閱讀

下載本文檔

版權(quán)說(shuō)明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)

文檔簡(jiǎn)介

1、精品word 名師歸納總結(jié) - - - - - - - - - - - -電工與電子技術(shù)基礎(chǔ)復(fù)習(xí)資料繪圖化簡(jiǎn)題(Fundamentals of electrical and electronic technology review data drawingsimplified problem)This article is contributed by yyyy66aPdfdocuments mayexperiencepoor browsingon theWAPside.It isrecommendedthatyou firstselectTXT, ordownload thesource f

2、ile to the local view."Review of the fundamentals of electrical and electronic technology""The ninth chapter is the sequential logic circuit1. assumethattheinitialstateoftheflipflopsshown ineach diagram is 0, and try to draw the waveform at the Q end underthe action of the CP pulse. A

3、nswer:2. assumethattheinitialstateoftheflipflopsshown ineach diagram is 0, and try to draw the waveform at the Q end underthe action of the CP pulse. Answer:3. assume that the initial state of each TTL flip-flop is 0 as shown in the following diagram, and try to draw the waveform at the Q end under

4、the action of the CP pulse.精選名師 優(yōu)秀名師 - - - - - - - - - -第 24 頁(yè),共 24 頁(yè) - - - - - - - - - -Answer:4. assume that the initial state of each TTL flip-flop is 0 as shown in the following diagram, and try to draw the waveform at the Q end under the action of the CP pulse.Answer:5. assume that the initial

5、state of each TTL flip-flop is 0 as shown in the following diagram, and try to draw the waveform at the Q end under the action of the CP pulse.Answer:6. assume that the initial state of each TTL flip-flop is 0 as shown in the following diagram, and try to draw the waveform at the Q end under the act

6、ion of the CP pulse.Answer:7., known TTL master-slave JK flip-flop, input J, K, timely pulse, CP waveform, shown in figure. Please draw thecorrespondingwaveform oftheoutputQ. Set theinitialtrigger 0.Answer:8., known TTL master-slave KJ flip-flop, input J, K, timely pulse, CP waveform, shown in figur

7、e. Please draw thecorrespondingwaveform oftheoutputQ. Set the initialtrigger 0.Answer:9., a known TTL JK trigger input, J, K, timely pulse, CP waveform shown in the figure. Please draw the corresponding waveform of the output Q. Set the initial trigger 0.Answer:10., a known TTL JK trigger input, J,

8、K, timely pulse, CP waveform shown in the figure. Please draw the corresponding waveform of the output Q. Set the initial trigger 0.Answer:11. draw the waveform of the Q flip flops at the D flip flopsas shown in figure a. The known input waveform is shown in figure B. The initial 0 Q end.Answer:12.

9、draw the waveform of the Q flip flops at the D flip flopsas shown in figure a. The known input waveform is shown in figure B. The initial 0 Q end.Answer:The output waveform of 13. counter circuit and at all levelsofthedeltaknown as shown below,pleasenote:1,the counter isstillalongtheleadingedge trig

10、gertrigger.2,synchronous or asynchronous counting circuit. 3, is a few count circuit.Answer: 1, the counter is the front edge trigger; 2, it is an asynchronous counter;3, it isa fourbinaryortwo bitbinary counter. As shown in figure 14. the circuit is composed ofcounter D flip-flop, explain its funct

11、ion; and draw thecorrespondingoutputwaveform withCPpulse.setinitialstate to 000Answer: this circuit is: three bit binary or one octal asynchronous addition counter, its waveform is as follows.As shown in figure 16. the circuit is composed of counter D flip-flop, explain its function; and draw the co

12、rresponding output waveform with CP pulse.set initial state to 000Answer: this circuit is: three bit binary or one octalasynchronous subtractioncounter,itswaveform is asfollows.As shown in figure 17. the circuit is composed of counter D flip-flop, explain its function; and draw the corresponding out

13、put waveform with CP pulse. set initial state to 000Answer: this circuit is: three bit binary or one octalasynchronous subtractioncounter,itswaveform is asfollows.As shown in figure 18. the circuit is composed of counter D flip-flop, explain its function; and draw the corresponding output waveform w

14、ith CP pulse. set initial state to 000Answer: this circuit is: three bit binary or one octal asynchronous addition counter, its waveform is as follows.As shown in figure 19. the circuit is composed of counter JK flip-flop, explain its function; and draw the corresponding output waveform with CP puls

15、e. set initial state to 000Answer: this circuit is: three bit binary or one octalasynchronous subtractioncounter,itswaveform is asfollows.As shown in figure 20. the circuit is composed of counter JK flip-flop, explain its function; and draw the corresponding output waveform with CP pulse. set initia

16、l state to 000Answer: this circuit is: three bit binary or one octal asynchronous addition counter, its waveform is as follows.As shown in figure 21. the circuit is composed of counter JK flip-flop, explain its function; and draw the corresponding output waveform with CP pulse. set initial state to

17、000Answer: this circuit is: three bit binary or one octal asynchronous addition counter, its waveform is as follows.As shown in figure 22. the circuit is composed of counter JK flip-flop, explain its function; and draw the corresponding output waveform with CP pulse. set initial state to 000Answer:

18、this circuit is: three bit binary or one octalasynchronous subtractioncounter,itswaveform is asfollows.The 23. circuit by TTL trigger is shown in Figure 1: the logic function of circuit; the draw waveform of Q0 and Q1 set the initial state for 00.Answer: by the circuit can know, J0=Q1, J1=, Q0, can

19、draw theQ0, Q1 waveform,as shown. Thiscircuitisa synchronousthree decimal unit.The 24. circuit by TTL trigger is shown in Figure 1: the logic function of circuit; the draw waveform of Q0 and Q1 set the initial state for 00.Answer:As can be seen by thecircuit,J0=Q1, J1=,Q0, you can draw Q0,Q1 wavefor

20、m, as shown. This circuit is a synchronous three decimal unit.The circuit and the input signal as shown in figure 25. by the waveform consisting of TTL triggers, draw the waveform of Q0 and Q1. set the initial state of each flip-flop to 0Answer:The circuit and the input signal as shown in figure 26.

21、 by the waveform consisting of TTL triggers, draw the waveform of Q0 and Q1. set the initial state of each flip-flop to 0Answer:Twenty-sevenThe circuit and the input signal waveform as shown by the TTL flip flops, draw the waveform of Q0 and Q1. set the initial state of each flip-flop to 0Answer:The

22、 circuit and the input signal as shown in figure 28. by the waveform consisting of TTL triggers, draw the waveform of Q0 and Q1. set the initial state of each flip-flop to 0Answer:Eighth chapters Combinational logic circuit1. combinationallogiccircuits,as shown, trytowritelogical expressions and sim

23、plify them. List the state truth table ofthe circuit.Answer: Y = A, B, B = C = A, B + B, C A01010101B 00110011C 00001111 Y 000100112. combinationallogiccircuits,as shown, trytowritelogical expressions and simplify them. List the state truth table ofthe circuit.Answer:Y = A + B + A.B A0101B 0011 Y 10

24、013. combinationallogiccircuits,as shown, trytowritelogical expressions and simplify them. List the state truth table ofthe circuit.Answer:Y = A. B + A. B A1014 combinational logic circuits, as shown, try to write logical expressions.B 0011 Y 0110Answer:Y = A. B. C.D.E.5. combinationallogiccircuits,

25、as shown, trytowritelogical expressions and simplify them. List the state truth table ofthe circuit.Answer:Y = A, B, A, B, C, B, C = A, A, B, C + A, B, C, B, C = A, B, C, A A + B, C CA 01010101 B 00110011 C 00001111 Y 010101106. combinationallogiccircuits,as shown, trytowritelogical expressions and

26、simplify them. List the state truth table ofthe circuit.Answer:Y = A, A, B, B, A = A, A, B + B, A = B = A, B = + B A + B A0101B 0011Y 01107. combinationallogiccircuits,as shown, trytowritelogical expressions and simplify them. List the state truth table ofthe circuit.Answer:Y = A, B, B = C = A, B +

27、B, C A01010101B 00110011 C 00001111 Y 000100118. combinationallogiccircuits,as shown, trytowritelogical expressions and simplify them. List the state truth table ofthe circuit.Answer:Y = A +, B +, B +, C = A + B + B + C A010B 001 C 000 Y 001101011001101111101119. combinationallogiccircuits,as shown,

28、 trytowritelogicalexpressions,Merge and simplify.Listthestatetruthtableofthecircuit. Answer:Y = A+, B = A+, B+, B+C = A+, B+C, B+C A01010101B 00110011 C 00001111 Y 0111111110. combinational logic circuits, as shown, try to write logical expressions and simplify them. List the state truth table of th

29、e circuit.Answer:Y = A, B + B = C = A = B = B = C = ABCAZero BZero CZero YZero 101010101100110001111000000111. combinational logic circuits, as shown, try to write logical expressions and simplify them. List the state truth table of the circuit.Answer:Y = A. B + B. C A01010101B 00110011 C 00001111 Y

30、 0001001112. combinational logic circuits, as shown, try to write logical expressions and simplify them. List the state truth table of the circuit.Answer:Y = A + B. B + C A01B00C 00 Y 0001010111001100111111011113. combinational logic circuits, as shown, try to write logical expressions and simplify

31、them. List the state truth table of the circuit.Answer:Y = A+, B+, B+C = A+, B+C A01010101B 00110011 C 00001111 Y 0111111114. combinational logic circuits, as shown, try to write logical expressions and simplify them. List the state truth table of the circuit.Answer:Y = A, B = B = C = A = B. C A0101

32、B 0011 C 0000Y 0000010100111111000115. combinational logic circuits, as shown, try to write logical expressions and simplify them. List the state truth table of the circuit.Answer:Y = C, B, A, C, A, B, C = A, C, B + A, B, C +, A, B, C = A, A= B, C + A, B A01010101B 00110011 C00001111Y 0001010116. co

33、mbinational logic circuits, as shown, try to write logical expressions and simplify them. List the state truth table of the circuit.Answer:Y = A +, B +, A +, B = A +, B, A + B = A AZero BZero YZero 10101110117. combinational logic circuits, as shown, try to write logical expressions and simplify the

34、m. List the state truth table of the circuit.答案:y =. b. the. b = . b + a. b = a the1 0 1 0b0 0 0 0 1 1 1 1y1 0 1 018. 組合規(guī)律電路如下列圖 ,試寫出規(guī)律表達(dá)式 ,并化簡(jiǎn) . 列出電路的狀態(tài)真值表 .答案:y = a + b. a + b = a + b + a + b = 1, the1 0 1 0b0 0 0 0 1 1 1 1y1 1 1 1 1 1 1 119. 組合規(guī)律電路如下列圖 ,試寫出規(guī)律表達(dá)式 ,并化簡(jiǎn) . 列出電路的狀態(tài)真值表 .答案:y =. b. a + b = . b + a + b = a + bthe1 0 1 0b0 0 0 0 1 1 1 1y1 1 1 1 0 120. 組合規(guī)律電路如下列圖的狀態(tài)真值表 .,試寫出規(guī)律表達(dá)式,并化簡(jiǎn) . 列出電路答案:y =. b + a + b = . b. a + b =. the. the b +. b. b =. b the1 0 1 0b0 0 0 0 1 1 1 1y0 0 0 0 0 121. 組合規(guī)律電路如下列圖 ,試寫出規(guī)律表達(dá)式 ,并化簡(jiǎn) . 列出電路的狀態(tài)真值表 .答案:y = a + b + a +

溫馨提示

  • 1. 本站所有資源如無(wú)特殊說(shuō)明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒有圖紙預(yù)覽就沒有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫(kù)網(wǎng)僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。

最新文檔

評(píng)論

0/150

提交評(píng)論