NE555 英文原版技術(shù)手冊(cè)_圖文_第1頁(yè)
NE555 英文原版技術(shù)手冊(cè)_圖文_第2頁(yè)
NE555 英文原版技術(shù)手冊(cè)_圖文_第3頁(yè)
NE555 英文原版技術(shù)手冊(cè)_圖文_第4頁(yè)
NE555 英文原版技術(shù)手冊(cè)_圖文_第5頁(yè)
已閱讀5頁(yè),還剩49頁(yè)未讀, 繼續(xù)免費(fèi)閱讀

下載本文檔

版權(quán)說(shuō)明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)

文檔簡(jiǎn)介

1、 12348765GNDTRIGOUTRESETVCCDISCHTHRESCONT3212019910111213456781817161514NCDISCHNCTHRESNCNCTRIGNCOUTNCNCGNDNCCONTNCVCCNCNCRESETNCNC No internal connectionNA555.D OR P PACKAGENE555.D,P,PS,OR PW PACKAGESA555.D OR P PACKAGESE555.D,JG,OR P PACKAGE(TOP VIEWSE555.FK PACKAGE(TOP VIEWNA555,NE555,SA555,SE555

2、SLFS022HSEPTEMBER1973REVISED JUNE2010PRECISION TIMERSCheck for Samples:NA555,NE555,SA555,SE555FEATURESTiming From Microseconds to HoursAdjustable Duty CycleAstable or Monostable OperationTTL-Compatible Output Can Sink or Source upto200mADESCRIPTION/ORDERING INFORMATIONThese devices are precision tim

3、ing circuits capable of producing accurate time delays or oscillation.In the time-delay or monostable mode of operation,the timed interval is controlled by a single external resistor and capacitor network.In the astable mode of operation,the frequency and duty cycle can be controlled independently w

4、ith two external resistors and a single external capacitor.The threshold and trigger levels normally are two-thirds and one-third,respectively,of V CC.These levels can be altered by use of the control-voltage terminal.When the trigger input falls below the trigger level,the flip-flop is set,and the

5、output goes high.If the trigger input is above the trigger level and the threshold input is above the threshold level,the flip-flop is reset and the output is low.The reset(RESETinput can override all other inputs and can be used to initiate a new timing cycle.When RESET goes low,the flip-flop is re

6、set,and the output goes low.When the output is low,a low-impedance path is provided between discharge(DISCHand ground.The output circuit is capable of sinking or sourcing current up to200mA.Operation is specified for supplies of 5V to15V.With a5-V supply,output levels are compatible with TTL inputs.

7、Please be aware that an important notice concerning availability,standard warranty,and use in critical applications of TexasInstruments semiconductor products and disclaimers thereto appears at the end of this data sheet.PRODUCTION DATA information is current as of publication date.Copyright19732010

8、,Texas Instruments Incorporated Products conform to specifications per the terms of the TexasNA555,NE555,SA555,SE555SLFS022HSEPTEMBER1973REVISED JUNEORDERING INFORMATION(1V THRES MAXT A PACKAGE(2ORDERABLE PART NUMBER TOP-SIDE MARKING V CC=15VPDIPP Tube of50NE555P NE555PTube of75NE555DSOICD NE555Reel

9、 of2500NE555DR0C to70C11.2VSOPPS Reel of2000NE555PSR N555Tube of150NE555PWTSSOPPW N555Reel of2000NE555PWRPDIPP Tube of50SA555P SA555P40C to85C11.2V Tube of75SA555DSOICD SA555Reel of2000SA555DRPDIPP Tube of50NA555P NA555P40C to105C11.2V Tube of75NA555DSOICD NA555Reel of2000NA555DRPDIPP Tube of50SE555

10、P SE555PTube of75SE555DSOICD SE555D55C to125C10.6Reel of2500SE555DRCDIPJG Tube of50SE555JG SE555JGLCCCFK Tube of55SE555FK SE555FK(1For the most current package and ordering information,see the Package Option Addendum at the end of this document,or see the TIweb site at .(2Package drawings,thermal da

11、ta,and symbolization are available at Table1.FUNCTION TABLETRIGGER THRESHOLD DISCHARGERESET OUTPUTVOLTAGE(1VOLTAGE(1SWITCHLow Irrelevant Irrelevant Low OnHigh1/3V CC2/3V CC Low OnHigh1/3V CC2/3V CC As previously established(1Voltage levels shown are nominal.2Submit Documentation Feedback Copyright19

12、732010,Texas Instruments Incorporated TRIGTHRESV OUTDISCHNA555,NE555,SA555,SE555SLFS022H SEPTEMBER 1973REVISED JUNE 2010FUNCTIONAL BLOCK DIAGRAMA.Pin numbers shown are for the D,JG,P,PS,and PW packages.B.RESET can override TRIG,which can override THRES.Copyright 19732010,Texas Instruments Incorporat

13、ed Submit Documentation Feedback 3NA555,NE555,SA555,SE555SLFS022HSEPTEMBER1973REVISED JUNEAbsolute Maximum Ratings(1over operating free-air temperature range(unless otherwise notedMIN MAX UNITV CC Supply voltage(218VV I Input voltage CONT,RESET,THRES,TRIG V CC VI O Output current225mAD package97P pa

14、ckage85q JA Package thermal impedance(3(4C/WPS package95PW package149FK package 5.61q JC Package thermal impedance(5(6C/WJG package14.5T J Operating virtual junction temperature150C Case temperature for60s FK package260CLead temperature1,6mm(1/16infrom case for60s JG package300CT stg Storage tempera

15、ture range65150C(1Stresses beyond those listed underabsolute maximum ratingsmay cause permanent damage to the device.These are stress ratingsonly,and functional operation of the device at these or any other conditions beyond those indicated underrecommended operating conditionsis not implied.Exposur

16、e to absolute-maximum-rated conditions for extended periods may affect device reliability.(2All voltage values are with respect to GND.(3Maximum power dissipation is a function of T J(max,q JA,and T A.The maximum allowable power dissipation at any allowable ambienttemperature is P D=(T J(max-T A/q J

17、A.Operating at the absolute maximum T J of150C can affect reliability.(4The package thermal impedance is calculated in accordance with JESD51-7.(5Maximum power dissipation is a function of T J(max,q JC,and T C.The maximum allowable power dissipation at any allowable casetemperature is P D=(T J(max-T

18、 C/q JC.Operating at the absolute maximum T J of150C can affect reliability.(6The package thermal impedance is calculated in accordance with MIL-STD-883.Recommended Operating Conditionsover operating free-air temperature range(unless otherwise notedMIN MAX UNITNA555,NE555,SA555 4.516V CC Supply volt

19、age VSE555 4.518V I Input voltage CONT,RESET,THRES,and TRIG V CC VI O Output current200mANA55540105NE555070T A Operating free-air temperatureCSA5554085SE555551254Submit Documentation Feedback Copyright19732010,Texas Instruments IncorporatedNA555,NE555,SA555,SE555 SLFS022HSEPTEMBER1973REVISED JUNE201

20、0Electrical CharacteristicsV CC=5V to15V,T A=25C(unless otherwise notedNA555SE555NE555PARAMETER TEST CONDITIONS UNITSA555MIN TYP MAX MIN TYP MAXV CC=15V9.41010.68.81011.2THRES voltage level V V CC=5V 2.7 3.34 2.4 3.3 4.2THRES currentA4.855.2 4.55 5.6V CC=15VT A=55C to125C36TRIG voltage

21、level V1.45 1.67 1.9 1.1 1.672.2V CC=5VT A=55C to125C 1.9TRIG current TRIG at0V2m A0.30.710.30.71RESET voltage level V T A=55C to125C 1.1RESET at V CC0.4RESET current mA RESET at0V0.410.41.5DISCH switch off-state2010020100nA current9.61010.491011V CC=15VT A=55C to125C9.610.4CONT vo

22、ltageV (open circuit 2.9 3.3 3.8 2.6 3.34V CC=5VT A=55C to125C 2.9 50.10.25V CC=15V,I OL=10mAT A=55C to125C0.40.75V CC=15V,I OL=50mAT A=55C to125C12 2.22 2.5V CC=15V,I OL=100mALow-level output voltage T A=55C to125C 2.7VV CC=15V,I OL=200mA 2.5 2.5V CC=5V,I OL=3.5mA T A=55C to125C0.

23、30.35V CC=5V,I OL=5mAT A=55C to125C0.8V CC=5V,I OL=8mA50.41313.312.7513.3V CC=15V,I OL=100mAT A=55C to125C12High-level output voltage V CC=15V,I OH=200mA12.512.5V3 3.3 2.75 3.3V CC=5V,I OL=100mAT A=55C to125C2V CC=15V10121015Output low,No loadV CC=5V3536Supply current mAV CC=15V

24、910913Output high,No loadV CC=5V2425(1This parameter influences the maximum value of the timing resistors R A and R B in the circuit of Figure12.For example,when V CC=5V,the maximum value is R=R A+R B3.4M,and for V CC=15V,the maximum value is10M.Copyright19732010,Texas Instruments Incorporated Submi

25、t Documentation Feedback5Operating CharacteristicsV CC=5V to15V,T A=25C(unless otherwise notedNA555SE555NE555TESTPARAMETER UNITSA555CONDITIONS(1MIN TYP MAX MIN TYP MAXEach timer,monostable(3T A=25C0.5 1.5(413Initial error of timing% interval(2Each timer,astable(5 1.5 2.25Each timer,monostable(3T A=M

26、IN to MAX30100(450Temperature coefficient of ppm/ timing intervalC Each timer,astable(590150Each timer,monostable(3T A=25C0.050.2(40.10.5 Supply-voltage sensitivity of%/V timing interval Each timer,astable(50.150.3C L=15pF,Output-pulse rise time100200(4100300nsT A=25CC L=15pF,Output-pulse fall time1

27、00200(4100300nsT A=25C(1For conditions shown as MIN or MAX,use the appropriate value specified under recommended operating conditions.(2Timing interval error is defined as the difference between the measured value and the average value of a random sample from eachprocess run.(3Values specified are f

28、or a device in a monostable circuit similar to Figure9,with the following component values:R A=2kto100k,C=0.1m F.(4On products compliant to MIL-PRF-38535,this parameter is not production tested.(5Values specified are for a device in an astable circuit similar to Figure12,with the following component

29、 values:R A=1kto100k,C=0.1m F. I OL Low-Level Output Current mALOW-LEVEL OUTPUT VOLTAGEvsLOW-LEVEL OUTPUT CURRENT L o w -L e v e l O u t p u t V o l t a g e VV O L LOW-LEVEL OUTPUT VOLTAGEvsLOW-LEVEL OUTPUT CURRENT L o w -L e v e l O u t p u t V o l t a g e VV O L I OL Low-Level Output Current mA LO

30、W-LEVEL OUTPUT VOLTAGEvsLOW-LEVEL OUTPUT CURRENT L o w -L e v e l O u t p u t V o l t a g e VV O L I OL Low-Level Output Current mA I OH High-Level Output Current mAV C C V O H V o l t a g e D r o p V(DROP BETWEEN SUPPLY VOLTAGE AND OUTPUTvsHIGH-LEVEL OUTPUT CURRENTTYPICAL CHARACTERISTICSData for te

31、mperatures below 0C and above 70C are applicable for SE555circuits only.Figure 1.Figure 2.Figure 3.Figure 4. S u p p l y C u r r e n t m ASUPPLY CURRENTvsSUPPLY VOLTAGEC C I V CC Supply Voltage V10.9950.9900.9855101.0051.010NORMALIZED OUTPUT PULSE DURATION(MONOSTABLE OPERATIONvsSUPPLY VOLTAGE1.01515

32、20C CV P u l s e D u r a t i o n R e l a t i v e t o V a l u e a t = 10 V V CC Supply Voltage VNORMALIZED OUTPUT PULSE DURATION(MONOSTABLE OPERATIONvsFREE-AIR TEMPERATURET A Free-Air Temperature CP u l s e D u r a t i o n R e l a t i v e t o V a l u e a t T A = 255C TYPICAL CHARACTERISTICS (continue

33、dData for temperatures below 0C and above 70C are applicable for SE555circuits only.Figure 5.Figure 7.Figure 8.V CC(5 V to 15 V OutputInputPin numbers shown are for the D, JG, P , PS, and PW packages.APPLICATION INFORMATIONMonostable OperationFor monostable operation,any of these timers can be conne

34、cted as shown in Figure 9.If the output is low,application of a negative-going pulse to the trigger (TRIGsets the flip-flop (Q goes low,drives the output high,and turns off Q1.Capacitor C then is charged through R A until the voltage across the capacitor reaches the threshold voltage of the threshol

35、d (THRESinput.If TRIG has returned to a high level,the output of the threshold comparator resets the flip-flop goes high,drives the output low,and discharges C through Q1.Figure 9.Circuit for Monostable OperationMonostable operation is initiated when TRIG voltage falls below the trigger threshold.On

36、ce initiated,the sequence ends only if TRIG is high for at least 10s before the end of the timing interval.When the trigger is grounded,the comparator storage time can be as long as 10s,which limits the minimum monostable pulse width to 10s.Because of the threshold level and saturation voltage of Q1

37、,the output pulse duration is approximately t w =1.1R A C.Figure 11is a plot of the time constant for various values of R A and C.The threshold levels and charge rates both are directly proportional to the supply voltage,V CC .The timing interval is,therefore,independent of the supply voltage,so lon

38、g as the supply voltage is constant during the time interval.Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges C and reinitiates the cycle,commencing on the positive edge of the reset pulse.The output is held low as long as the reset pulse

39、 is low.To prevent false triggering,when RESET is not used,it should be connected to V CC . O u t p u t P u l s e D u r a t i o n sC Capacitance F1010101010t w V o l t a g e 2V /d i vTime 0.1 ms/div V o l t a g e 1 V /d i vTime 0.5 ms/divt tCR R OutputL V CCNOTE A:Decoupling CONT voltage to ground w

40、ith a capacitor canimprove operation. This should be evaluated for individual applications.Pin numbers shown are for the D, JG, P , PS, and PW packages.Figure 10.Typical Monostable Waveforms Figure 11.Output Pulse Duration vs CapacitanceAstable OperationAs shown in Figure 12,adding a second resistor

41、,R B ,to the circuit of Figure 9and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multivibrator.The capacitor C charges through R A and R B and then discharges through R B only.Therefore,the duty cycle is controlled by the values of R A and R B .Th

42、is astable connection results in capacitor C charging and discharging between the threshold-voltage level (0.67V CC and the trigger-voltage level (0.33V CC .As in the monostable circuit,charge and discharge times (and,therefore,the frequency and duty cycleare Figure 12.Circuit for Astable Operation

43、Figure 13.Typical Astable Waveformst H +0.693(R A R BC t L +0.693(R BC Other useful relationships are shown below.period +t H t L +0.693(R A 2R BCfrequency 1.44(R A 2R B C Output driver duty cycle +tL t H t L +RB R A 2R B Output waveform duty cycle+t L t H +R B R A R BLow-to-high ratio +t H t H t L

44、+1R B R A 2R Bf F r e e -R u n n i ng F r e q u e n c y H zC Capacitance F Time 0.1 ms/divV o l t a g e 2 V /d i vFigure 12shows typical waveforms generated during astable operation.The output high-level duration t H and low-level duration t L can be calculated as follows:Figure .Figure 14.Free-Runn

45、ing FrequencyMissing-Pulse DetectorThe circuit shown in Figure 15can be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses.The timing interval of the monostable circuit is retriggered continuously by the input pulse train as long as the pulse sp

46、acing is less than the timing interval.A longer pulse spacing,missing pulse,or terminated pulse train permits the timing interval to be completed,thereby generating an output pulse as shown in Figure 16.Figure 15.Circuit for Missing-Pulse DetectorFigure 16.Completed Timing Waveforms forMissing-Pulse

47、 DetectorV o l t a g e 2 V /d i vTime 0.1 ms/div Frequency DividerBy adjusting the length of the timing cycle,the basic circuit of Figure 9can be made to operate as a frequency divider.Figure 17shows a divide-by-three circuit that makes use of the fact that retriggering cannot occur during the timin

48、g cycle.Figure 17.Divide-by-Three Circuit Waveforms CAV (5 V to 15 VOutputInput(see Note AClock InputNOTE A:The modulating signal can be direct or capacitively coupledto CONT . For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.P

49、in numbers shown are for the D, JG, P , PS, and PW packages. Time 0.5 ms/divThe operation of the timer can be modified by modulating the internal threshold and trigger voltages,which is accomplished by applying an external voltage (or currentto CONT.Figure 18shows a circuit for pulse-width modulatio

50、n.A continuous input pulse train triggers the monostable circuit,and a control signal modulates the threshold voltage.Figure 19shows the resulting output pulse-width modulation.While a sine-wave modulation signal is shown,any wave shape could be used.Figure 18.Circuit for Pulse-Width Modulation Figu

51、re 19.Pulse-Width-Modulation Waveforms V o l t a g e 2 V /d i vNOTE A:The modulating signal can be direct or capacitively coupledto CONT . For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.Pin numbers shown are for the D, JG, P

52、, PS, and PW packages.OutputAs shown in Figure 20,any of these timers can be used as a pulse-position modulator.This application modulates the threshold voltage and,thereby,the time delay,of a free-running oscillator.Figure 21shows a triangular-wave modulation signal for such a circuit;however,Figur

53、e 20.Circuit for Pulse-Position Modulation Figure 21.Pulse-Position-Modulation WaveformsSequential TimerMany applications,such as computers,require signals for initializing conditions during start-up.Other applications,such as test equipment,require activation of test signals in sequence.These timin

54、g circuits can be connected to provide such sequential control.The timers can be used in various combinations of astable or monostable circuit connections,with or without modulation,for extremely flexible waveform control.Figure22 shows a sequencer circuit with possible applications in many systems,

55、and Figure23shows the output waveforms.V BR B = 100 kPin numbers shown are for the D, JG, P, PS, and PW packages.NOTE A:S closes momentarily at t = 0.Figure22.Sequential Timer Circuit Figure23.Sequential Timer Waveforms 18-Oct-2013 PACKAGING INFORMATION 18-Oct-2013 18-Oct-2013 (1 The marketing status values are defined as follows:ACTIVE: Product device recommended for new designs.LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.NRND: Not recommended for new designs. Device is in production

溫馨提示

  • 1. 本站所有資源如無(wú)特殊說(shuō)明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒(méi)有圖紙預(yù)覽就沒(méi)有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫(kù)網(wǎng)僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。

評(píng)論

0/150

提交評(píng)論