數(shù)電第三章邏輯門(logic-gatas)原版英文教材輔助課件_第1頁
數(shù)電第三章邏輯門(logic-gatas)原版英文教材輔助課件_第2頁
數(shù)電第三章邏輯門(logic-gatas)原版英文教材輔助課件_第3頁
數(shù)電第三章邏輯門(logic-gatas)原版英文教材輔助課件_第4頁
數(shù)電第三章邏輯門(logic-gatas)原版英文教材輔助課件_第5頁
已閱讀5頁，還剩49頁未讀， 繼續(xù)免費閱讀

下載本文檔

版權(quán)說明：本文檔由用戶提供并上傳，收益歸屬內(nèi)容提供方，若內(nèi)容存在侵權(quán)，請進(jìn)行舉報或認(rèn)領(lǐng)

文檔簡介

CH3LOGICGATESLogicaloperation2.Application3.Troubleshootingoflogicgates4.WaveformsChapteroverviewCH3LOGICGATESLogicaloperat1Thestandardlogicsymbol3-1TheInverterDistinctiveshapesymbolsRectangularoutlinesymbolsThenegationindicatorsThepolarityindicatorsThestandardlogicsymbol3-1T22.TruthtableInputsoutputsAX01102.TruthtableInputs33.Operation4.Timingdiagram5.Logicexpression:6.Applicationexample:1’scomplementcircuit3.Operation41.ThestandardlogicsymbolABX3-2TheAndGateDistinctiveshape＆XABRectangularoutline1.ThestandardlogicsymbolAB53.ANDOperation

IfinputsAandBareHIGH,outputXisHIGH;IfeitherAorBisLOW,orifbothAandBareLOW,XisLOW3.ANDOperation

IfinputsAa64.TruthtableInputsoutputsABX000010100111Table3-2Truthtablefora2-inputANDgate4.TruthtableInputs73.PulsedOperation

Omission(P105,e.g.3-3)ABX3.PulsedOperationOmissionA8

X=AB

Or4.Logicexpression4.Logicexpression9BooleanmultiplicationBooleanmultiplication105.ApplicationexampleTheANDGateasanEnable/InhibitDeviceFig.3-15p1085.ApplicationexampleTheAND111.Thestandardlogicsymbol3-3TheORGate≥1XABRectangularoutlineXABDistinctiveshapesymbol1.Thestandardlogicsymbol3122.LogicalOperationifeitherinputAorBisHIGH,outputXisHIGHifbothAandBareHIGH;XisHIGHifbothAandBareLOW,Xislow.2.LogicalOperation133.TruthtableInputsoutputsABX000011101111Inputsoutpu144.PulsedOperationABX4.PulsedOperationABX155.LogicexpressionX=A+BBooleanadditionisthesameastheORfunction5.Logicexpression16

4.Applicationexample

Fig.3-24Intrusiondetectionandalarmsystem

4.Applicationexample

Fig.17TheNANDisauniversalgate,ItcanbeusedincombinationtoperformtheAND,OR,andinverteroperations.3-4TheNANDGateTheNANDisauniversalgate,18ThestandardlogicsymbolRectangularoutlinesymbol＆XABXABDistinctiveshapesymbolThestandardlogicsymbolRecta19ThestandardlogicsymbolLogicalOperationTruthtablePulsedOperationLogicexpression(Omisssion)3-5TheNORGateThestandardlogicsymbol3-5203-6TheEXCLUSIVE-ORand

EXCLUSIVE-NORGates=1XABXABThestandardlogicsymbol3-6TheEXCLUSIVE-ORand

21CMOS:ComplementaryMetal-OxideSemiconductorWidelyusedinVLSI,ULSI3-7IntegratedcircuitlogicgatesCMOSandTTLarethemostwidelyusedICtechnologies,ECLisusedinmorespecializedapplicationsCMOS:3-7Integratedcircuit22400074HC74HCT74VHC74VHCT速度慢與TTL不兼容抗干擾功耗低74LVC74AUC速度加快與TTL兼容負(fù)載能力強(qiáng)抗干擾功耗低速度兩倍于74HC與TTL兼容負(fù)載能力強(qiáng)抗干擾功耗低低(超低)電壓速度更加快與TTL兼容負(fù)載能力強(qiáng)抗干擾功耗低400074HC74HCT74VHC74VHCT速度慢232.

TTL:Transistor-TransistorLogicUsedinMSI,LSI74LSseries

74series74ASseries

74ALSseries2.TTL:Transistor-Transistor243-7Performancecharacteristicsandparameters數(shù)電第三章邏輯門(logic-gatas)原版英文教材輔助課件25輸出高電平+VDD

VOH(min)VOL(max)

0

G1門vO范圍

vO

輸出低電平

輸入高電平VIH(min)

VIL(max)

+VDD

0

G2門vI范圍

輸入低電平

vI

vO

vI

驅(qū)動門G1

負(fù)載門G2

1

1

輸出+VDDVOH(min)VOL(max)0G1門v263-8Troubleshooting3-9Digitalsystemapplication3-8Troubleshooting27CH3LOGICGATESLogicaloperation2.Application3.Troubleshootingoflogicgates4.WaveformsChapteroverviewCH3LOGICGATESLogicaloperat28Thestandardlogicsymbol3-1TheInverterDistinctiveshapesymbolsRectangularoutlinesymbolsThenegationindicatorsThepolarityindicatorsThestandardlogicsymbol3-1T292.TruthtableInputsoutputsAX01102.TruthtableInputs303.Operation4.Timingdiagram5.Logicexpression:6.Applicationexample:1’scomplementcircuit3.Operation311.ThestandardlogicsymbolABX3-2TheAndGateDistinctiveshape＆XABRectangularoutline1.ThestandardlogicsymbolAB323.ANDOperation

IfinputsAandBareHIGH,outputXisHIGH;IfeitherAorBisLOW,orifbothAandBareLOW,XisLOW3.ANDOperation

IfinputsAa334.TruthtableInputsoutputsABX000010100111Table3-2Truthtablefora2-inputANDgate4.TruthtableInputs343.PulsedOperation

Omission(P105,e.g.3-3)ABX3.PulsedOperationOmissionA35

X=AB

Or4.Logicexpression4.Logicexpression36BooleanmultiplicationBooleanmultiplication375.ApplicationexampleTheANDGateasanEnable/InhibitDeviceFig.3-15p1085.ApplicationexampleTheAND381.Thestandardlogicsymbol3-3TheORGate≥1XABRectangularoutlineXABDistinctiveshapesymbol1.Thestandardlogicsymbol3392.LogicalOperationifeitherinputAorBisHIGH,outputXisHIGHifbothAandBareHIGH;XisHIGHifbothAandBareLOW,Xislow.2.LogicalOperation403.TruthtableInputsoutputsABX000011101111Inputsoutpu414.PulsedOperationABX4.PulsedOperationABX425.LogicexpressionX=A+BBooleanadditionisthesameastheORfunction5.Logicexpression43

4.Applicationexample

Fig.3-24Intrusiondetectionandalarmsystem

4.Applicationexample

Fig.44TheNANDisauniversalgate,ItcanbeusedincombinationtoperformtheAND,OR,andinverteroperations.3-4TheNANDGateTheNANDisauniversalgate,45ThestandardlogicsymbolRectangularoutlinesymbol＆XABXABDistinctiveshapesymbolThestandardlogicsymbolRecta46ThestandardlogicsymbolLogicalOperationTruthtablePulsedOperationLogicexpression(Omisssion)3-5TheNORGateThestandardlogicsymbol3-5473-6TheEXCLUSIVE-ORand

EXCLUSIVE-NORGates=1XABXABThestandardlogicsymbol3-6TheEXCLUSIVE-ORand

48CMOS:ComplementaryMetal-OxideSemiconductorWidelyusedinVLSI,ULSI3-7IntegratedcircuitlogicgatesCMOSandTTLarethemostwidelyusedICtechnologies,ECLisusedinmorespecialized

溫馨提示

  • 1. 本站所有資源如無特殊說明，都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等，如果需要附件，請聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙，網(wǎng)頁內(nèi)容里面會有圖紙預(yù)覽，若沒有圖紙預(yù)覽就沒有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫網(wǎng)僅提供信息存儲空間，僅對用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理，對用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯，并不能對任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容，請與我們聯(lián)系，我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時也不承擔(dān)用戶因使用這些下載資源對自己和他人造成任何形式的傷害或損失。

評論

0/150

提交評論