EDA數(shù)字時鐘設計報告

PAGE10PAGE1 EDA課程設計報告設計題目：數(shù)字時鐘班級：姓名：學號：日期：系統(tǒng)設計要求設計一個具有整點報時功能的數(shù)字時鐘，要求；1.具有時、分、秒的計數(shù)顯示功能，24小時循環(huán)顯示。2.具有清零、預置初值功能，實現(xiàn)LED動態(tài)顯示，整點報時采用聲音報時。3.采用元件例化方式實現(xiàn)各模塊間的連接。系統(tǒng)設計方案要設計的數(shù)字時鐘具有基本的計時功能，采用二十四小時計時，顯示時分秒，其中分鐘和秒模塊采用60進制計數(shù)器實現(xiàn)，小時模塊則需要一24進制計數(shù)器實現(xiàn)。要實現(xiàn)時鐘預置初值功能分別設計一個分鐘允許置數(shù)端和小時允許置數(shù)端。要實現(xiàn)LED動態(tài)顯示，單獨設計一個顯示模塊。整點報時采用隔秒響一聲實現(xiàn)。最后通過元器件例化將各個模塊連接起來。六十進制計數(shù)器模塊二十四進制計數(shù)器模塊顯示模塊元器件例化模塊主要VHDL源程序六十進制計數(shù)器模塊LIBRARYIEEE;USEIEEE.STD_LOGIC_1164.ALL;USEIEEE.STD_LOGIC_UNSIGNED.ALL;ENTITYliushijinzhiISPORT(clk,clr,en,a:INSTD_LOGIC;load_1,load_10:INSTD_LOGIC_VECTOR(3DOWNTO0);co:OUTSTD_LOGIC;q_10,q_1:OUTSTD_LOGIC_VECTOR(6DOWNTO0));ENDliushijinzhi;ARCHITECTUREbehavOFliushijinzhiISSIGNALq1:STD_LOGIC_VECTOR(3DOWNTO0);SIGNALq10:STD_LOGIC_VECTOR(3DOWNTO0);SIGNALc:STD_LOGIC;BEGINPROCESS(clk,clr,a,en,load_1)BEGINIF(clr='1')THENq1<="0000";ELSIF(a='1')THENq1<=load_1;ELSIF(clk'eventANDclk='1')THENIF(en='1')thenIF(q1="1001")THENq1<="0000";c<='0';ELSIF(q1="1000")THENq1<=q1+'1';c<='1';ELSEq1<=q1+'1';c<='0';ENDIF;ENDIF;ENDIF;ENDPROCESS;PROCESS(c,clk,clr,a,load_10)BEGINIF(clr='1')THENq10<="0000";ELSIF(a='1')THENq10<=load_10;ELSIF(clk'eventANDclk='1')THENIF(c='1')THENIF(q10="0101")THENq10<="0000";co<='1';ELSEq10<=q10+'1';co<='0';ENDIF;ENDIF;ENDIF;ENDPROCESS;PROCESS(q1)BEGINCASEq1ISWHEN"0000"=>q_1<="1111110";WHEN"0001"=>q_1<="0110000";WHEN"0010"=>q_1<="1101101";WHEN"0011"=>q_1<="1111001";WHEN"0100"=>q_1<="0110011";WHEN"0101"=>q_1<="1011011";WHEN"0110"=>q_1<="0011111";WHEN"0111"=>q_1<="1110000";WHEN"1000"=>q_1<="1111111";WHEN"1001"=>q_1<="1110011";WHENOTHERS=>q_1<="ZZZZZZZ";ENDCASE;ENDPROCESS;PROCESS(q10)BEGINCASEq10ISWHEN"0000"=>q_10<="1111110";WHEN"0001"=>q_10<="0110000";WHEN"0010"=>q_10<="1101101";WHEN"0011"=>q_10<="1111001";WHEN"0100"=>q_10<="0110011";WHEN"0101"=>q_10<="1011011";WHENOTHERS=>q_10<="ZZZZZZZ";ENDCASE;ENDPROCESS;ENDbehav;二十四進制計數(shù)器模塊LIBRARYIEEE;USEIEEE.STD_LOGIC_1164.ALL;USEIEEE.STD_LOGIC_UNSIGNED.ALL;ENTITYershisijinzhiISPORT(clk,clr,en,a:INSTD_LOGIC;load_1,load_10:INSTD_LOGIC_VECTOR(3DOWNTO0);q_1,q_10:OUTSTD_LOGIC_VECTOR(6DOWNTO0));ENDershisijinzhi;ARCHITECTUREbehavOFershisijinzhiISSIGNALc:STD_LOGIC;SIGNALq1:STD_LOGIC_VECTOR(3DOWNTO0);SIGNALq10:STD_LOGIC_VECTOR(3DOWNTO0);BEGINPROCESS(clk,clr,en,a,load_1)BEGINIF(clr='1')THENq1<="0000";ELSIF(a='1')THENq1<=load_1;ELSIF(clk'eventANDclk='1')THENIF(q1="0011"ANDq10="0010")THENq1<="0000";ELSIF(en='1')THENIF(q1="1001")THENq1<="0000";c<='0';ELSIF(q1="1000")THENq1<=q1+'1';c<='1';ELSEq1<=q1+'1';c<='0';ENDIF;ENDIF;ENDIF;ENDPROCESS;PROCESS(clk,clr,c,a,q1,load_10)BEGINIF(clr='1')THENq10<="0000";ELSIF(a='1')THENq10<=load_10;ELSIF(clk'eventANDclk='1')THENIF(q1="0011"ANDq10="0010")THENq10<="0000";ELSIF(c='1')THENIF(q10="0010")THENq10<="0000";ELSEq10<=q10+'1';ENDIF;ENDIF;ENDIF;ENDPROCESS;PROCESS(q1)BEGINCASEq1ISWHEN"0000"=>q_1<="1111110";WHEN"0001"=>q_1<="0110000";WHEN"0010"=>q_1<="1101101";WHEN"0011"=>q_1<="1111001";WHEN"0100"=>q_1<="0110011";WHEN"0101"=>q_1<="1011011";WHEN"0110"=>q_1<="0011111";WHEN"0111"=>q_1<="1110000";WHEN"1000"=>q_1<="1111111";WHEN"1001"=>q_1<="1110011";WHENOTHERS=>q_1<="ZZZZZZZ";ENDCASE;ENDPROCESS;PROCESS(q10)BEGINCASEq10ISWHEN"0000"=>q_10<="1111110";WHEN"0001"=>q_10<="0110000";WHEN"0010"=>q_10<="1101101";WHENOTHERS=>q_10<="ZZZZZZZ";ENDCASE;ENDPROCESS;ENDbehav;顯示模塊LIBRARYIEEE;USEIEEE.STD_LOGIC_1164.ALL;USEIEEE.STD_LOGIC_UNSIGNED.ALL;ENTITYqdmkzISPORT(clk,clr:INSTD_LOGIC;din1,din2,din3,din4,din5,din6:INSTD_LOGIC_VECTOR(6DOWNTO0);sel:OUTSTD_LOGIC_VECTOR(2DOWNTO0);num:OUTSTD_LOGIC_VECTOR(6DOWNTO0));ENDqdmkz;ARCHITECTUREbehavOFqdmkzISSIGNALq:STD_LOGIC_VECTOR(2DOWNTO0);BEGINsel<=q;PROCESS(clk,clr)BEGINIF(clr='1')THENq<="101";ELSIF(clk'eventANDclk='1')THENIF(q="000")THENq<="101";ELSEq<=q-'1';ENDIF;ENDIF;ENDPROCESS;PROCESS(q,din1,din2,din3,din4,din5,din6)BEGINCASEqISWHEN"101"=>num<=din1;WHEN"100"=>num<=din2;WHEN"011"=>num<=din3;WHEN"010"=>num<=din4;WHEN"001"=>num<=din5;WHEN"000"=>num<=din6;WHENOTHERS=>num<="ZZZZZZZ";ENDCASE;ENDPROCESS;ENDbehav;元器件例化模塊含報時LIBRARYIEEE;USEIEEE.STD_LOGIC_1164.ALL;USEIEEE.STD_LOGIC_UNSIGNED.ALL;ENTITYshuzishizhongISPORT(clk1,clk2,clrh,clrm,clrs,clr,ah,am,as,en:INSTD_LOGIC;load_1,load_10:INSTD_LOGIC_VECTOR(3DOWNTO0);sel:OUTSTD_LOGIC_VECTOR(2DOWNTO0);num:OUTSTD_LOGIC_VECTOR(6DOWNTO0);alm:OUTSTD_LOGIC);ENDshuzishizhong;ARCHITECTUREoneOFshuzishizhongISCOMPONENTliushijinzhiISPORT(clk,clr,en,a:INSTD_LOGIC;load_1,load_10:INSTD_LOGIC_VECTOR(3DOWNTO0);co:OUTSTD_LOGIC;q_10,q_1:OUTSTD_LOGIC_VECTOR(6DOWNTO0));ENDCOMPONENT;COMPONENTershisijinzhiISPORT(clk,clr,en,a:INSTD_LOGIC;load_1,load_10:INSTD_LOGIC_VECTOR(3DOWNTO0);q_1,q_10:OUTSTD_LOGIC_VECTOR(6DOWNTO0));ENDCOMPONENT;COMPONENTqdmkzISPORT(clk,clr:INSTD_LOGIC;din1,din2,din3,din4,din5,din6:INSTD_LOGIC_VECTOR(6DOWNTO0);sel:OUTSTD_LOGIC_VECTOR(2DOWNTO0);num:OUTSTD_LOGIC_VECTOR(6DOWNTO0));ENDCOMPONENT;SIGNALco1,co2:STD_LOGIC;SIGNALsq_1,sq_10,mq_1,mq_10,hq_1,hq_10:STD_LOGIC_VECTOR(6DOWNTO0);BEGINu1:liushijinzhiPORTMAP(clk1,clrs,en,as,load_1,load_10,co1,sq_10,sq_1);u2:liushijinzhiPORTMAP(co1,clrm,en,am,load_1,load_10,co2,mq_10,mq_1);u3:ershisijinzhiPORTMAP(co2,clrh,en,ah,load_1,load_10,hq_1,hq_10);u4:qdmkzPORTMAP(clk2,clr,hq_10,hq_1,mq_10,mq_1,sq_10,sq_1,sel,num);PROCESS(sq_10,sq_1,mq_10,mq_1,hq_10,hq_1)BEGINIF(((hq_10="1111110"ANDhq_1="1111110")OR(hq_10="0110000"ANDhq_1="1101101"))ANDmq_1="1111110"ANDmq_10="1111110"AND((sq_10="1111110"AND(sq_1="1111110"ORsq_1="1101101"ORsq_1="0110011"ORsq_1="0011111"ORsq_1="1111111"))OR(sq_10="0110000"AND(sq_1="1111110"ORsq_1="1101101"ORsq_1="0110011"ORsq_1="0011111"ORsq_1="1111111"))OR(sq_10="1101101"AND(sq_1="1111110"ORsq_1="1101101"))))THENalm<='1';ELSIF(((hq_10="1111110"ANDhq_1="0110000")OR(hq_10="0110000"ANDhq_1="1111001"))ANDmq_1="1111110"ANDmq_10="1111110"ANDsq_10="1111110"ANDsq_1="1111110")THENalm<='1';ELSIF(((hq_10="1111110"ANDhq_1="1101101")OR(hq_10="0110000"ANDhq_1="0110011"))ANDmq_1="1111110"ANDmq_10="1111110"ANDsq_10="1111110"AND(sq_1="1111110"ORsq_1="1101101"))THENalm<='1';ELSIF(((hq_10="1111110"ANDhq_1="1111001")OR(hq_10="0110000"ANDhq_1="1011011"))ANDmq_1="1111110"ANDmq_10="1111110"ANDsq_10="1111110"AND(sq_1="1111110"ORsq_1="1101101"ORsq_1="0110011"))THENalm<='1';ELSIF(((hq_10="1111110"ANDhq_1="0110011")OR(hq_10="0110000"ANDhq_1="0011111"))ANDmq_1="1111110"ANDmq_10="1111110"ANDsq_10="1111110"AND(sq_1="1111110"ORsq_1="1101101"ORsq_1="0110011"ORsq_1="0011111"))THENalm<='1';ELSIF(((hq_10="1111110"ANDhq_1="1011011")OR(hq_10="0110000"ANDhq_1="1110000"))ANDmq_1="1111110"ANDmq_10="1111110"ANDsq_10="1111110"AND(sq_1="1111110"ORsq_1="1101101"ORsq_1="0110011"ORsq_1="0011111"ORsq_1="1111111"))THENalm<='1';ELSIF(((hq_10="1111110"ANDhq_1="0011111")OR(hq_10="0110000"ANDhq_1="1111111"))ANDmq_1="1111110"ANDmq_10="1111110"AND((sq_10="1111110"AND(sq_1="1111110"ORsq_1="1101101"ORsq_1="0110011"ORsq_1="0011111"ORsq_1="1111111"))OR(sq_10="0110000"ANDsq_1="1111110")))THENalm<='1';ELSIF(((hq_10="1111110"ANDhq_1="1110000")OR(hq_10="0110000"ANDhq_1="1110011"))ANDmq_1="1111110"ANDmq_10="1111110"AND((sq_10="1111110"AND(sq_1="1111110"ORsq_1="1101101"ORsq_1="0110011"ORsq_1="0011111"ORsq_1="1111111"))OR(sq_10="0110000"AND(sq_1="1111110"ORsq_1="1101101"))))THENalm<='1';ELSIF(((hq_10="1111110"ANDhq_1="1111111")OR(hq_10="1101101"ANDhq_1="1111110"))ANDmq_1="1111110"ANDmq_10="1111110"AND((sq_10="1111110"AND(sq_1="1111110"ORsq_1="1101101"ORsq_1="0110011"ORsq_1="0011111"ORsq_1="1111111"))OR(sq_10="0110000"AND(sq_1="1111110"ORsq_1="1101101"ORsq_1="0110011"))))THENalm<='1';ELSIF(((hq_10="1111110"ANDhq_1="1110011")OR(hq_10="1101101"ANDhq_1="0110000"))ANDmq_1="1111110"ANDmq_10="1111110"AND((sq_10="1111110"AND(sq_1="1111110"ORsq_1="1101101"ORsq_1="0110011"ORsq_1="0011111"ORsq_1="1111111"))OR(sq_10="0110000"AND(sq_1="1111110"ORsq_1="1101101"ORsq_1="0110011"ORsq_1="0011111"))))THENalm<='1';ELSIF(((hq