MachXO3LF-9400C主要特性(PLD系列開發(fā)案例)_第1頁
MachXO3LF-9400C主要特性(PLD系列開發(fā)案例)_第2頁
MachXO3LF-9400C主要特性(PLD系列開發(fā)案例)_第3頁
MachXO3LF-9400C主要特性(PLD系列開發(fā)案例)_第4頁
MachXO3LF-9400C主要特性(PLD系列開發(fā)案例)_第5頁
已閱讀5頁,還剩3頁未讀, 繼續(xù)免費閱讀

下載本文檔

版權(quán)說明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請進行舉報或認(rèn)領(lǐng)

文檔簡介

MachXO3LF-9400C主要特性(PLD系列開發(fā)案例)lattice公司的MachXO3LF-9400C是支持大多數(shù)先進可編程橋接和IO擴展的超低密度PLD系列,密度范圍從640查找表(LUT)到9400LUT.此外,低成本可編邏輯器件具有嵌入?yún)^(qū)塊RAM(EBR),分布式RAM,鎖相環(huán)(PLL),支持用戶閃存(UFM)。采用65nm非易失低功耗工藝,特別適合用在低成本量大的系統(tǒng)應(yīng)用如消費類電子,計算與存儲,無線通信,工業(yè)控制系統(tǒng)和汽車系統(tǒng)。本文介紹了MachXO3LF-9400C主要特性和結(jié)構(gòu)圖,以及MachXO3-9400?開發(fā)板主要特性,框圖,電路圖和材料清單。MachXO3TMdevicefamilyisanUltra-LowDensityfamilythatsupportsthemostadvancedprogrammablebridgingandIOexpansion.IthasthebreakthroughIOdensityandthelowestcostperIO.ThedeviceIOfeatureshavetheintegratedsupportforlatestindustrystandardIO.TheMachXO3L/LFfamilyoflowpower,instant-on,non-volatilePLDshasfivedeviceswithdensitiesrangingfrom640to9400Look-UpTables(LUTs)。InadditiontoLUT-based,low-costprogrammablelogicthesedevicesfeatureEmbeddedBlockRAM(EBR),DistributedRAM,PhaseLockedLoops(PLLs),pre-engineeredsourcesynchronousI/Osupport,advancedconfigurationsupportincludingdual-bootcapabilityandhardenedversionsofcommonlyusedfunctionssuchasSPIcontroller,I2Ccontrollerandtimer/counter.MachXO3LFdevicesalsosupportUserFlashMemory(UFM)。Thesefeaturesallowthesedevicestobeusedinlowcost,highvolumeconsumerandsys-temapplications.TheMachXO3L/LFdevicesaredesignedona65nmnon-volatilelowpowerprocess.ThedevicearchitecturehasseveralfeaturessuchasprogrammablelowswingdifferentialI/OsandtheabilitytoturnoffI/Obanks,on-chipPLLsandoscillatorsdynamically.Thesefeatureshelpmanagestaticanddynamicpowerconsumptionresultinginlowstaticpowerforallmembersofthefamily.TheMachXO3L/LFdevicesareavailableintwoversionsCandEwithtwospeedgrades:-5and-6,with-6beingthefastest.CdeviceshaveaninternallinearvoltageregulatorwhichsupportsexternalVCCsupplyvoltagesof3.3Vor2.5V.Edevicesonlyaccept1.2VastheexternalVCCsupplyvoltage.WiththeexceptionofpowersupplyvoltagebothCandEarefunctionallycompatiblewitheachother.TheMachXO3L/LFPLDsareavailableinabroadrangeofadvancedhalogen-freepackagesrangingfromthespacesaving2.5x2.5mmWLCSPtothe19x19mmcaBGA.MachXO3L/LFdevicessupportdensitymigrationwithinthesamepackage.Table1-1showstheLUTdensities,packageandI/Ooptions,alongwithotherkeyparameters.TheMachXO3L/LFdevicesofferenhancedI/Ofeaturessuchasdrivestrengthcontrol,slewratecontrol,PCIcom-patibility,bus-keeperlatches,pull-upresistors,pull-downresistors,opendrainoutputsandhotsocketing.Pull-up,pull-downandbus-keeperfeaturesarecontrollableona“per-pin”basis.Auser-programmableinternaloscillatorisincludedinMachXO3L/LFdevices.Theclockoutputfromthisoscillatormaybedividedbythetimer/counterforuseasclockinputinfunctionssuchasLEDcontrol,key-boardscannerandsimilarstatemachines.TheMachXO3L/LFdevicesalsoprovideflexible,reliableandsecureconfigurationfromon-chipNVCM/Flash.ThesedevicescanalsoconfigurethemselvesfromexternalSPIFlashorbeconfiguredbyanexternalmasterthroughtheJTAGtestaccessportorthroughtheI2Cport.Additionally,MachXO3L/LFdevicessupportdual-bootcapability(usingexternalFlashmemory)andremotefieldupgrade(TransFR)capability.LatticeprovidesavarietyofdesigntoolsthatallowcomplexdesignstobeefficientlyimplementedusingtheMachXO3L/LFfamilyofdevices.PopularlogicsynthesistoolsprovidesynthesislibrarysupportforMachXO3L/LF.Latticedesigntoolsusethesynthesistooloutputalongwiththeuser-specifiedpreferencesandconstraintstoplaceandroutethedesignintheMachXO3L/LFdevice.Thesetoolsextractthetimingfromtheroutingandback-anno-tateitintothedesignfortimingverification.Latticeprovidesmanypre-engineeredIP(IntellectualProperty)LatticeCORE?modules,includinganumberofreferencedesignslicensedfreeofcharge,optimizedfortheMachXO3L/LFPLDfamily.ByusingtheseconfigurablesoftcoreIPcoresasstandardizedblocks,usersarefreetoconcentrateontheuniqueaspectsoftheirdesign,increasingtheirproductivity.MachXO3LF-9400C主要特性:Solutions?Smallestfootprint,lowestpower,highdatathroughputbridgingsolutionsformobileapplications?Optimizedfootprint,logicdensity,IOcount,IOperformancedevicesforIOmanagementandlogicapplications?HighIO/logic,lowestcost/IO,highIOdevicesforIOexpansionapplications

FlexibleArchitecture?LogicDensityrangingfrom640to9.4KLUT4?HighIOtoLUTratiowithupto384IOpins

AdvancedPackaging?0.4mmpitch:1Kto4KdensitiesinverysmallfootprintWLCSP(2.5mmx2.5mmto3.8mmx3.8mm)with28to63IOs?0.5mmpitch:640to9.4KLUTdensitiesin6mmx6mmto10mmx10mmBGApackageswithupto281IOs?0.8mmpitch:1Kto9.4Kdensitieswithupto384IOsinBGApackagesPre-EngineeredSourceSynchronousI/O?DDRregistersinI/Ocells?Dedicatedgearinglogic?7:1GearingforDisplayI/Os?GenericDDR,DDRx2,DDRx4HighPerformance,F(xiàn)lexibleI/OBuffer?ProgrammablesysIOTMbuffersupportswiderangeofinterfaces:—LVCMOS3.3/2.5/1.8/1.5/1.2—LVTTL—LVDS,Bus-LVDS,MLVDS,LVPECL—MIPID-PHYEmulated—Schmitttriggerinputs,upto0.5Vhysteresis?Programmablepull-uporpull-downmode?IdealforIObridgingapplications?I/Ossupporthotsocketing?On-chipdifferentialterminationFlexibleOn-ChipClocking?Eightprimaryclocks?Uptotwoedgeclocksforhigh-speedI/Ointer-faces(topandbottomsidesonly)?UptotwoanalogPLLsperdevicewithfrac-tional-nfrequencysynthesis—Wideinputfrequencyrange(7MHzto400MHz)

Non-volatile,Multi-timeProgrammable?Instant-on—Powersupinmicroseconds?OptionaldualbootwithexternalSPImemory?Single-chip,securesolution?ProgrammablethroughJTAG,SPIorI2C?MachXO3Lincludesmulti-timeprogrammableNVCM?MachXO3LFinfinitelyreconfigurableFlash—Supportsbackgroundprogrammingofnon-volatilememoryTransFRReconfiguration?In-fieldlogicupdatewhileIOholdsthesystemstateEnhancedSystemLevelSupport?On-chiphardenedfunctions:SPI,I2C,timer/counter?On-chiposcillatorwith5.5%accuracy?UniqueTraceIDforsystemtracking?Singlepowersupplywithextendedoperatingrange?IEEEStandard1149.1boundaryscan?IEEE1532compliantin-systemprogrammingMachXO3LF-9400C應(yīng)用:?ConsumerElectronics?ComputeandStorage?WirelessCommunications?IndustrialControlSystems?AutomotiveSystemLowCostMigrationPath?MigrationfromtheFlashbasedMachXO3LFtotheNVCMbasedMachXO3L?PincompatibleandequivalenttimingTheMachXO3L/LFfamilyarchitecturecontainsanarrayoflogicblockssurroundedbyProgrammableI/O(PIO)。AlllogicdensitydevicesinthisfamilyhavesysCLOCK?PLLsandblocksofsysMEMEmbeddedBlockRAM(EBRs)。圖1.MachXO3L/LF-1300器件結(jié)構(gòu)圖圖2.MachXO3L/LF-4300器件結(jié)構(gòu)圖MachXO3-9400?開發(fā)板TheLatticeSemiconductorMachXO3-9400?DevelopmentBoardallowsdesignerstoinvestigateandexperimentwiththefeaturesoftheMachXO3complexprogrammablelogicdevice(CPLD)andtheL-ASC10(L-AnalogSenseandControl10rails)hardwaremanagementexpander.ThefeaturesoftheMachXO3-9400DevelopmentBoardcanassistengineerswiththerapidprototypingandtestingoftheirspecificdesigns.TheMachXO3-9400DevelopmentBoardispartoftheMachXO3-9400DevelopmentKit,whichincludesthefollowing:MachXO3-9400DevelopmentBoardpre-loadedwiththedemodesignMiniUSBcableQuickStartGuideAlongwiththeMachXO3LF-9400CPLD,theMachXO3-9400DevelopmentBoardalsofeaturesanL-ASC10devicetoenabledesignerstoeasilyevaluatehardwaremanagementdesignandexpandtheusabilityoftheMachXO3LF-9400withArduino,Raspberry,F(xiàn)X12,VersaandAardvarkheaders.MachXO3-9400?開發(fā)板主要特性:LCMXO3LF-9400CCPLDdemonstrationwithL-ASC10forsimplehardwaremanagementincludingvoltage,currentandtemperaturemonitoringGe

溫馨提示

  • 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁內(nèi)容里面會有圖紙預(yù)覽,若沒有圖紙預(yù)覽就沒有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫網(wǎng)僅提供信息存儲空間,僅對用戶上傳內(nèi)容的表現(xiàn)方式做保護處理,對用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時也不承擔(dān)用戶因使用這些下載資源對自己和他人造成任何形式的傷害或損失。

最新文檔

評論

0/150

提交評論