IAR Embeded Workbench的C變量段分配.doc_第1頁(yè)
IAR Embeded Workbench的C變量段分配.doc_第2頁(yè)
IAR Embeded Workbench的C變量段分配.doc_第3頁(yè)
IAR Embeded Workbench的C變量段分配.doc_第4頁(yè)
IAR Embeded Workbench的C變量段分配.doc_第5頁(yè)
已閱讀5頁(yè),還剩4頁(yè)未讀, 繼續(xù)免費(fèi)閱讀

下載本文檔

版權(quán)說(shuō)明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)

文檔簡(jiǎn)介

IAR Embeded Workbench的C變量段分配 - Cortex-M3(LM3S618)開(kāi)發(fā)環(huán)境為IAR Embeded Workbench IDE 啟動(dòng)代碼startup.c如下: /*/ startup.c - Boot code for Stellaris./ Copyright (c) 2005-2008 Luminary Micro, Inc. All rights reserved./ Software License Agreement/ Luminary Micro, Inc. (LMI) is supplying this software for use solely and/ exclusively on LMIs microcontroller products./ The software is owned by LMI and/or its suppliers, and is protected under/ applicable copyright laws. All rights are reserved. You may not combine/ this software with viral open-source software in order to form a larger/ program. Any use in violation of the foregoing restrictions may subject/ the user to criminal sanctions under applicable laws, as well as to civil/ liability for the breach of the terms and conditions of this license./ THIS SOFTWARE IS PROVIDED AS IS. NO WARRANTIES, WHETHER EXPRESS, IMPLIED/ OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF/ MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE./ LMI SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR/ CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER./ This is part of revision 2752 of the Stellaris Peripheral Driver Library./* /*/ Enable the IAR extensions for this source file./*#pragma language=extended /*/ Forward declaration of the default fault handlers./*void ResetISR(void);static void NmiSR(void);static void FaultISR(void);static void IntDefaultHandler(void); /*/ The entry point for the application./*extern int main(void); /*/ Reserve space for the system stack./*#ifndef STACK_SIZE#define STACK_SIZE 256#endifstatic unsigned long pulStackSTACK_SIZE; /*/ A union that describes the entries of the vector table. The union is needed/ since the first entry is the stack pointer and the remainder are function/ pointers./*typedef union void (*pfnHandler)(void); unsigned long ulPtr;uVectorEntry; /*/ The minimal vector table for a Cortex M3. Note that the proper constructs/ must be placed on this to ensure that it ends up at physical address/ 0x0000.0000./*_root const uVectorEntry g_pfnVectors INTVEC = .ulPtr = (unsigned long)pulStack + sizeof(pulStack) , / The initial stack pointer ResetISR, / The reset handler NmiSR, / The NMI handler FaultISR, / The hard fault handler IntDefaultHandler, / The MPU fault handler IntDefaultHandler, / The bus fault handler IntDefaultHandler, / The usage fault handler 0, / Reserved 0, / Reserved 0, / Reserved 0, / Reserved IntDefaultHandler, / SVCall handler IntDefaultHandler, / Debug monitor handler 0, / Reserved IntDefaultHandler, / The PendSV handler IntDefaultHandler, / The SysTick handler IntDefaultHandler, / GPIO Port A IntDefaultHandler, / GPIO Port B IntDefaultHandler, / GPIO Port C IntDefaultHandler, / GPIO Port D IntDefaultHandler, / GPIO Port E IntDefaultHandler, / UART0 Rx and Tx IntDefaultHandler, / UART1 Rx and Tx IntDefaultHandler, / SSI Rx and Tx IntDefaultHandler, / I2C Master and Slave IntDefaultHandler, / PWM Fault IntDefaultHandler, / PWM Generator 0 IntDefaultHandler, / PWM Generator 1 IntDefaultHandler, / PWM Generator 2 IntDefaultHandler, / Quadrature Encoder IntDefaultHandler, / ADC Sequence 0 IntDefaultHandler, / ADC Sequence 1 IntDefaultHandler, / ADC Sequence 2 IntDefaultHandler, / ADC Sequence 3 IntDefaultHandler, / Watchdog timer IntDefaultHandler, / Timer 0 subtimer A IntDefaultHandler, / Timer 0 subtimer B IntDefaultHandler, / Timer 1 subtimer A IntDefaultHandler, / Timer 1 subtimer B IntDefaultHandler, / Timer 2 subtimer A IntDefaultHandler, / Timer 2 subtimer B IntDefaultHandler, / Analog Comparator 0 IntDefaultHandler, / Analog Comparator 1 IntDefaultHandler, / Analog Comparator 2 IntDefaultHandler, / System Control (PLL, OSC, BO) IntDefaultHandler, / FLASH Control IntDefaultHandler, / GPIO Port F IntDefaultHandler, / GPIO Port G IntDefaultHandler, / GPIO Port H IntDefaultHandler, / UART2 Rx and Tx IntDefaultHandler, / SSI1 Rx and Tx IntDefaultHandler, / Timer 3 subtimer A IntDefaultHandler, / Timer 3 subtimer B IntDefaultHandler, / I2C1 Master and Slave IntDefaultHandler, / Quadrature Encoder 1 IntDefaultHandler, / CAN0 IntDefaultHandler, / CAN1 IntDefaultHandler, / CAN2 IntDefaultHandler, / Ethernet IntDefaultHandler, / Hibernate IntDefaultHandler, / USB0 IntDefaultHandler, / PWM Generator 3 IntDefaultHandler, / uDMA Software Transfer IntDefaultHandler / uDMA Error; /*/ The following are constructs created by the linker, indicating where the/ the data and bss segments reside in memory. The initializers for the/ for the data segment resides immediately following the text segment./*#pragma segment=DATA_ID#pragma segment=DATA_I#pragma segment=DATA_Z /*/ This is the code that gets called when the processor first starts execution/ following a reset event. Only the absolutely necessary set is performed,/ after which the application supplied main() routine is called. Any fancy/ actions (such as making decisions based on the reset cause register, and/ resetting the bits in that register) are left solely in the hands of the/ application./*voidResetISR(void) unsigned long *pulSrc, *pulDest, *pulEnd; / / Copy the data segment initializers from flash to SRAM. / pulSrc = _segment_begin(DATA_ID); pulDest = _segment_begin(DATA_I); pulEnd = _segment_end(DATA_I); while(pulDest pulEnd) *pulDest+ = *pulSrc+; / / Zero fill the bss segment. / pulDest = _segment_begin(DATA_Z); pulEnd = _segment_end(DATA_Z); while(pulDest pulEnd) *pulDest+ = 0; / / Call the applications entry point. / main(); /*/ This is the code that gets called when the processor receives a NMI. This/ simply enters an infinite loop, preserving the system state for examination/ by a debugger./*static voidNmiSR(void) / / Enter an infinite loop. / while(1) /*/ This is the code that gets called when the processor receives a fault/ interrupt. This simply enters an infinite loop, preserving the system state/ for examination by a debugger./*static voidFaultISR(void) / / Enter an infinite loop. / while(1) /*/ This is the code that gets called when the processor receives an unexpected/ interrupt. This simply enters an infinite loop, preserving the system state/ for examination by a debugger./*static voidIntDefaultHandler(void) / / Go into an infinite loop. / while(1) main.c源代碼如下: #define MY_IAR_ICC /使用ICCARM編譯器 / 包含必要的頭文件#include my_lm3s618.h /根據(jù)IAR提供的頭文件iolm3s618.h和io_macros.h修改得到 / 主函數(shù)(程序入口)int a2;int b2 = 10;_no_init int c;int d = 10;int main(void) int e50 = 10; int f100; make后這些變量的段分配如下: 變量 所在段 a2 DATA_Z b2 DATA_I c DATA_N d DATA_I e50 DATA_Z

溫馨提示

  • 1. 本站所有資源如無(wú)特殊說(shuō)明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒(méi)有圖紙預(yù)覽就沒(méi)有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 人人文庫(kù)網(wǎng)僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。

評(píng)論

0/150

提交評(píng)論